2010
DOI: 10.1007/978-90-481-9379-0_7
|View full text |Cite
|
Sign up to set email alerts
|

Threshold Voltage Shift Instability Induced by Plasma Charging Damage in MOSFETS with High-K Dielectric

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4

Citation Types

0
4
0

Year Published

2011
2011
2021
2021

Publication Types

Select...
3
3
1

Relationship

0
7

Authors

Journals

citations
Cited by 7 publications
(4 citation statements)
references
References 13 publications
0
4
0
Order By: Relevance
“…PID has been investigated extensively in terms of its influence on Si-based electronic devices such as complementary metal oxide semiconductor (CMOS) transistors because of the way these devices physically shrink to increase LSI packing density. The PIDs on CMOS transistors are categorized into three mechanisms: 10) charging, 11,12) radiation, [13][14][15] and physical damage. [16][17][18] Plasma charging damage is mainly a phenomenon of the high-field stressing of thin gate oxides during plasma processing.…”
Section: Introductionmentioning
confidence: 99%
“…PID has been investigated extensively in terms of its influence on Si-based electronic devices such as complementary metal oxide semiconductor (CMOS) transistors because of the way these devices physically shrink to increase LSI packing density. The PIDs on CMOS transistors are categorized into three mechanisms: 10) charging, 11,12) radiation, [13][14][15] and physical damage. [16][17][18] Plasma charging damage is mainly a phenomenon of the high-field stressing of thin gate oxides during plasma processing.…”
Section: Introductionmentioning
confidence: 99%
“…So far, all studies concerning the impact of plasma process on the gate dielectric were conducted about the Bulk technology [1,2,3]. In this work we propose to study the plasma induced damage(PID) on the FDSOI technology.…”
Section: Introductionmentioning
confidence: 99%
“…As these charges flow through the conductive paths made of pre-existing metal lines, via and contacts, the undesirable discharging through vulnerable parts of the circuits, particularly through the transistor gate dielectric may lead to significant reliability concerns. For instance, in the dry etching step, scattering impinging ions and sputtered materials at the reaction surface cause more defects in the bulk fins [11,12]. To avoid the plasma charging event leading to irreversible damage to circuits, design rules that limit the size of metal structures are given.…”
Section: Introductionmentioning
confidence: 99%