2014
DOI: 10.1109/tcad.2013.2293476
|View full text |Cite
|
Sign up to set email alerts
|

Thermal-Aware On-Line Scheduler for 3-D Many-Core Processor Throughput Optimization

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
8
0

Year Published

2014
2014
2021
2021

Publication Types

Select...
6
2

Relationship

0
8

Authors

Journals

citations
Cited by 14 publications
(8 citation statements)
references
References 21 publications
0
8
0
Order By: Relevance
“…In order to obtain the switching probability for each gate in Equation (9), which is necessary to calculate the dynamic power, we implement a 30,000 times logic simulation to generate different input patterns for the circuit and count to the number of switching activities for each gate to obtain the probability. The ILP problems are solved by LINGO 11.0 software [34]. All the experiments are implemented in C++ platform on a DELL T7500 workstation, with Intel Xeon E5620 2.4 GHz (two quad-core processors), 2 GB RAM, and the 64-bit operating system of Windows 7 Enterprise.…”
Section: Experimental Settingmentioning
confidence: 99%
“…In order to obtain the switching probability for each gate in Equation (9), which is necessary to calculate the dynamic power, we implement a 30,000 times logic simulation to generate different input patterns for the circuit and count to the number of switching activities for each gate to obtain the probability. The ILP problems are solved by LINGO 11.0 software [34]. All the experiments are implemented in C++ platform on a DELL T7500 workstation, with Intel Xeon E5620 2.4 GHz (two quad-core processors), 2 GB RAM, and the 64-bit operating system of Windows 7 Enterprise.…”
Section: Experimental Settingmentioning
confidence: 99%
“…Several attempts in the literature have been made to formally address thermal management within task allocation, see, e.g., [1], [2], [14], [19], [20], [21], [29], [30], [31].…”
Section: Related Workmentioning
confidence: 99%
“…Different task distributions can result in substantially varied thermal chip profiles [2], so task allocation must consider the spatial thermal correlation of cores, caches, NoC routers and other processor components. A number of popular many-core allocation techniques [2] [3] use objective functions to minimize maximum temperature subject to constraints to meet physical design limits.…”
Section: Introductionmentioning
confidence: 99%
“…Different task distributions can result in substantially varied thermal chip profiles [2], so task allocation must consider the spatial thermal correlation of cores, caches, NoC routers and other processor components. A number of popular many-core allocation techniques [2] [3] use objective functions to minimize maximum temperature subject to constraints to meet physical design limits. Since it is computationally expensive in such systems to model the thermal behavior of all system components, in general, existing allocators do not consider many-core router temperatures or the thermal impact of earlier allocation decisions while performing task assignment.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation