2014
DOI: 10.1016/j.microrel.2014.07.034
|View full text |Cite
|
Sign up to set email alerts
|

Thermal and mechanical effects of voids within flip chip soldering in LED packages

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
20
0

Year Published

2015
2015
2021
2021

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 42 publications
(22 citation statements)
references
References 11 publications
0
20
0
Order By: Relevance
“…where C and M are 1.31×10 -4 and 0.166, respectively [130]. This model shows that BLT of particle-filled TIM depends on the yield stress of the material τy and the applied pressure P. τy can be expressed as [179]   (8) where A and fm are the constant and maximum particle volume fraction, respectively.…”
Section: Thermal Resistance Of Thermal Interface Materials (Tim) and Imentioning
confidence: 96%
See 1 more Smart Citation
“…where C and M are 1.31×10 -4 and 0.166, respectively [130]. This model shows that BLT of particle-filled TIM depends on the yield stress of the material τy and the applied pressure P. τy can be expressed as [179]   (8) where A and fm are the constant and maximum particle volume fraction, respectively.…”
Section: Thermal Resistance Of Thermal Interface Materials (Tim) and Imentioning
confidence: 96%
“…(4) here. a) Rc models Past literature is replete with models of Rc at the solid-solid interface[113,114,[130][131][132][133]. These studies have all asserted that Rc is a function of surface roughness, slope of asperity, apparent area of contact, mechanical properties of solid bodies, and load between the surfaces.…”
mentioning
confidence: 99%
“…However, as previously discussed, sapphire substrates possess high thermal resistance, which is a critical bottleneck to efficient thermal management. Various chip designs, including flip-chip and vertical structure chip designs, have been developed to resolve the self-heating issues associated with the low thermal conductivity substrates [92][93][94]. The flip-chip design is an effective solution for enhancing heat dissipation as the total thermal resistance is reduced by attaching the LED active region directly to the package substrate through interconnect materials.…”
Section: Thermal Management Of Gan-based Light-emitting Diodes For Aumentioning
confidence: 99%
“…As the uncertainties in both voids measurement and shear force measurement are large, the relationship between the void ratio increase and shear force decrease is not clearly matched. According to some previous studies [29][30][31], the intermetallic compounds (IMCs) at the interfaces between the solder joint with electrode pad and substrate can determine the shear strength of the solder joint. A complicated competition between voids and IMC is assumed to occur during the thermal shock ageing test, in which the voids generation will limit the growth of the IMC layer [31], and the growth of the IMC layer can change the composition of the solder joint, resulting in cracks and more voids [29].…”
Section: Thermal Shock Testmentioning
confidence: 99%