This paper presents an analytical model for the early performance prediction of VLSI microprocessor cores. The model involves a wide set o f architecture parameters (including data on memory hierarchy data, branch prediction and pipeline organization) and instruction level parameters as well as statistical information oblained from an ad-hoc version of the SimpleScalar toolset. The mode1 validation against cycle accurate simulation shows a very good fitting.