1976
DOI: 10.1109/tphp.1976.1135108
|View full text |Cite
|
Sign up to set email alerts
|

The Tapped Analog Delay

Abstract: The tapped analog delay (TAD) unit is a newly developed MOS integrated circuit designed specifically for the realization of nonrecursive filters. Such a device greatly simplifies the design of low-frequency filters. One such device has twelve delay taps, each tap separated from its neighbor by two sample periods. The analog input signal is sampled and each sample sequentially stored on one of a group of capacitive storage cells from which it is read out 2k sample periods later, where k is the tap number. Such … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

1978
1978
1990
1990

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 5 publications
0
3
0
Order By: Relevance
“…The CCD analog shift register processes discrete analog samples of input data by the propagation of charge packets in synchronization with a signal clock [lo]. SCD transversal filters with fixed analog tap weights have been implemented with the split-electrode weighting technique [l I] and fixed conductance methods [12] - [14]. In the former, a CCD delay line becomes a transversal filter by splitting one of the electrodes in each stage delay and placing a differential current or charge amplifier in the clock line.…”
Section: C D S With Analog Conductance Weightsmentioning
confidence: 99%
“…The CCD analog shift register processes discrete analog samples of input data by the propagation of charge packets in synchronization with a signal clock [lo]. SCD transversal filters with fixed analog tap weights have been implemented with the split-electrode weighting technique [l I] and fixed conductance methods [12] - [14]. In the former, a CCD delay line becomes a transversal filter by splitting one of the electrodes in each stage delay and placing a differential current or charge amplifier in the clock line.…”
Section: C D S With Analog Conductance Weightsmentioning
confidence: 99%
“…The recent introduction of the tapped analog delay device offers the possibility of effecting digital-type filtering in hardware. Such devices allow running, weighted averages of an input analog signal to be calculated in real time, and output in analog form (for general background see references [6][7][8]. In this report, we detail how a tapped analog delay device can be used to remove the noise on the output line of the ion multiplier of a gas chromatograph/mass spectrometer.…”
Section: Literature Citedmentioning
confidence: 99%
“…The contemporary transversal filter is physically realized either as a tapped analog delay line sampled synchronously at discrete times (7) or in completely digital format. For use in conjunction rith analog systems, the former configuration avoids the penalties of A/D and D/A conversions at the possible expense of dynamic range or signal-to-noise ratio.…”
mentioning
confidence: 99%