IEEE International Conference on Electric Machines and Drives, 2005. 2005
DOI: 10.1109/iemdc.2005.195813
|View full text |Cite
|
Sign up to set email alerts
|

The restrain of the dead time effects in parallel inverters

Abstract: In inverters, the waveform distortions in output voltage caused by the dead times can be successfully compensated by the instantaneous voltage feedback regulators like PI regulator, and this always makes the dead time effects in parallel inverters be ignored. However, for the filter inductances and output impedances in high power inverters must be very small (for consideration of system cost, internal voltage drop and fast dynamic response), the discrepancy of the dead times in power switches of parallel inver… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
5
0

Year Published

2006
2006
2019
2019

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 10 publications
(5 citation statements)
references
References 4 publications
0
5
0
Order By: Relevance
“…To avoid the simultaneous turn-on of the two switching transistors in the same bridge of the inverter, leading to a shortthrough in the DC link, a dead time is employed in most control methods. The insertion of a dead time can ensure a reliable and safe inverter operation, but in practical engineering applications, it may cause load-dependent distortion in the inverter output voltages [1][2][3][4][5] and significant circulating currents between the parallelconnected units [6].…”
Section: Introductionmentioning
confidence: 99%
“…To avoid the simultaneous turn-on of the two switching transistors in the same bridge of the inverter, leading to a shortthrough in the DC link, a dead time is employed in most control methods. The insertion of a dead time can ensure a reliable and safe inverter operation, but in practical engineering applications, it may cause load-dependent distortion in the inverter output voltages [1][2][3][4][5] and significant circulating currents between the parallelconnected units [6].…”
Section: Introductionmentioning
confidence: 99%
“…In (16), △I* g,αβ represents the effect of PLL on current reference. Substituting (14) into (16), △I* g,αβ is expressed as…”
Section: Model Of Pllmentioning
confidence: 99%
“…The effect of dead time on inverter output voltage and power quality was analysed by Fourier decomposition [11, 12]. Dead time was also viewed as an external disturbance in the research of grid‐connected inverters [13, 14]. The dead‐time effect alters the system equivalent impedance, which may cause inaccurate result.…”
Section: Introductionmentioning
confidence: 99%
“…By far, the instantaneous feedback regulations with good effects on restraining the distortions include: PID control, dead-beat control, dual-loop controls with instantaneous current and voltage feedbacks, repetitive control, and so forth [3][4]. However, in our experiments of parallel inverters, the dead-time differences in power switches between inverters resulted in large harmonic circulating currents, and the restraining of them by instantaneous feedback regulations are limited because the filter inductances and parallel reactors in high power inverters must be small [5]. The traditional dynamic models of inverters tend to consider dead-time effects of power switches as equivalent resistances, which are included in r as shown in Fig.…”
mentioning
confidence: 99%