1993
DOI: 10.1109/72.217182
|View full text |Cite
|
Sign up to set email alerts
|

The pRAM: an adaptive VLSI chip

Abstract: The pRAM (probabilistic RAM) is a nonlinear stochastic device with neuron like behavior. The pRAM is realizable in hardware, and the third-generation VLSI pRAM chip is described. This chip is adaptive since learning algorithms have been incorporated on-chip, using reinforcement training. The pRAM chip is also adaptive with respect to the interconnections between neurons. Results achieved from a small net of pRAM's performing a pattern-recognition task using reinforcement training are presented.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
7
0

Year Published

1993
1993
2017
2017

Publication Types

Select...
6
2
1

Relationship

0
9

Authors

Journals

citations
Cited by 49 publications
(7 citation statements)
references
References 5 publications
0
7
0
Order By: Relevance
“…5 Setup column bus, if k > n -1; 2.6 PE(n-l j) broadcast(F(T(n-l j))), for 0 < j < N, if k > n -1; 2.7 0[layer+l](ij)=content(bus), for i = (k mod n), if k > n -1; end end One is for k < n and the other is for k > n, as described in the two clauses for the logical or operator in step 2.2. Steps 2.3 and 2.4 compute the partial sums for the weighted inputs and move the results to the next row.…”
Section: Second Mapping Methodsmentioning
confidence: 97%
See 1 more Smart Citation
“…5 Setup column bus, if k > n -1; 2.6 PE(n-l j) broadcast(F(T(n-l j))), for 0 < j < N, if k > n -1; 2.7 0[layer+l](ij)=content(bus), for i = (k mod n), if k > n -1; end end One is for k < n and the other is for k > n, as described in the two clauses for the logical or operator in step 2.2. Steps 2.3 and 2.4 compute the partial sums for the weighted inputs and move the results to the next row.…”
Section: Second Mapping Methodsmentioning
confidence: 97%
“…Research and development efforts fall into three general categories: mapping and implementing ANNs directly in hardware [2,5], mapping and implementing ANNs on special-purpose processor architectures and computing devices that are designed for ANN simulation [21,22], mapping and implementing ANNs on generalpurpose parallel architectures [4,8,10,14,16,17].…”
mentioning
confidence: 99%
“…However, the state of technology today is not mature enough for implementing large ANNs directly in hardware. A few, simple, small size ANNs have been implemented in VLSI as exemplified by those reported in [2], [5], [8], [9]. Most current implementations are software simulations on single processor systems.…”
Section: Introductionmentioning
confidence: 99%
“…have made them of extreme use in solving various mathematical problems. Neural networks have been successfully applied to broad spectrum of data-intensive applications, such as Signal Processing [1], Chip Designing [2], optimization problems [3] and in many engineering problems [4]. ANNs are also used for solving problems that are too complex for conventional technologies e.g., problems that do not have an algorithmic solution or for which an algorithmic solution is too complex to be found.…”
Section: Introductionmentioning
confidence: 99%