The optimized adaptive space vector pulse width modulation for four switch three phase inverter under DC - link voltage ripple condition

Lee, Hong Hee; Dzung, Phan Quoc; Khoa, Le Dinh; Phương, Lê Minh

doi:10.1109/tencon.2009.5396098

Cited by 4 publications

(2 citation statements)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Despite its advantages, the B4 inverter has several significant drawbacks. Literature studies state that the B4 inverter produces periodical fluctuations across the DC-link split capacitors [2][3][4][5][6][7]. A large DC-link capacitor is typically used to compensate the DC-link ripple, and this can be quite bulky.…”

Section: Introductionmentioning

confidence: 99%

“…Thus, it is vital to compensate for the influence of the DC-link ripple on the output voltage without the expense of using large DC-link capacitors. Various modulation techniques using switching time compensations have been proposed to compensate for the voltage imbalance split capacitor [2][3][4][8][9][10]. Furthermore, compared to a B6 inverter, it is noted that zero vectors are absent for a B4 inverter with only four available active vectors.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A new space vector modulation technique for quasi Z-source B4 inverter

Mustafar

Azli

Nordin

2020

IJPEDS

View full text Add to dashboard Cite

A Quasi Z-Source (qZS) network has been utilized in a B4 inverter topology to provide voltage boosting effect by turning on the upper and lower switches simultaneously which is known as zero shoot-through states. However, the design of a qZS B4 inverter is not as straightforward as adding a qZS LC impedance network to the front-end of a B4 inverter. This is because there is no zero vectors available in a B4 inverter topology to insert the shoot through zero states, as in the case of a B6 inverter. This paper proposes a new Space Vector Modulation (SVM) technique for a qZS B4 inverter. Additional zero vectors have been appropriately added and distributed in the proposed SVM to avoid altering the existing volt-sec per switching cycle for the existing active vectors. The voltage vectors switching placement is carefully designed in order to enable the voltage boosting effect for this topology without altering the initial output voltage. In addition, an approach to compensate the DC-link voltage ripple has also been taken into consideration in its initial calculation to achieve balanced output voltage. The performance of the proposed modulation technique is verified using MATLAB/Simulink. It is shown that by using the proposed modulation technique, there is an overall improvement on the line to line output voltage where by it is able to produce balanced output voltages for the three-phase loads with or without boosting effect.

show abstract