The “MIND” scalable PIM architecture

Abstract

MIND (Memory, Intelligence, and Network Device) is an advanced parallel computer architecture for high performance computing and scalable embedded processing. It is a Processor-in-Memory (PIM) architecture integrating both DRAM bit cells and CMOS logic devices on the same silicon die. MIND is multicore with multiple memory/processor nodes on each chip and supports global shared memory across systems of MIND components. MIND is distinguished from other PIM architectures in that it incorporates mechanisms for efficient support of a global parallel execution model based on the semantics of message-driven multithreaded split-transaction processing. MIND is designed to operate either in conjunction with other conventional microprocessors or in standalone arrays of like devices. It also incorporates mechanisms for fault tolerance, real time execution, and active power management. This paper describes the major elements and operational methods of the MIND architecture.

Challenges and possible approaches: towards the petaflops computers

“…The DIVA (Data In-tensiVe Architecture) system [10] incorporates a collection of Processing-In-Memory (PIM) chips as smart-memory coprocessors to a conventional microprocessor. MIND (Memory, Intelligence, and Network Device) [12] is an advanced parallel computer architecture for high performance computing and scalable embedded processing using PIM architecture. Such processor-memory nodes are replicated throughout the system and communicate with each other by a separate chip-to-chip interconnect without interfering with the host memory bus traffic.…”