16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011) 2011
DOI: 10.1109/aspdac.2011.5722196
|View full text |Cite
|
Sign up to set email alerts
|

The impact of inverse narrow width effect on sub-threshold device sizing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2012
2012
2021
2021

Publication Types

Select...
5
2

Relationship

1
6

Authors

Journals

citations
Cited by 8 publications
(3 citation statements)
references
References 8 publications
0
3
0
Order By: Relevance
“…On the other hand, MP5 is enabled to bypass MN5 to achieve faster level shifting when operating in the super-threshold region. In addition, the proposed design utilizes the inverse narrow width effect (INWE) [22] to improve the switching speed and energy efficiency by employing minimum-width fingers to construct the pull-down transistors MN1-MN4 and MN6.…”
Section: B Near-threshold Level Shiftermentioning
confidence: 99%
“…On the other hand, MP5 is enabled to bypass MN5 to achieve faster level shifting when operating in the super-threshold region. In addition, the proposed design utilizes the inverse narrow width effect (INWE) [22] to improve the switching speed and energy efficiency by employing minimum-width fingers to construct the pull-down transistors MN1-MN4 and MN6.…”
Section: B Near-threshold Level Shiftermentioning
confidence: 99%
“…However, the dimensions of the MOSFETs used in ULSI designs have been continuously reduced in order to achieve higher device/circuit density. Moreover, it is well known that the threshold voltage th of a small device will be different from that of a long or wide device due to a combination of the short-channel effect (SCE) [7][8][9], the narrow-width effect (NWE) [10,11], the reverse short-channel effect (RSCE) [12,13], and the reverse narrow-width effect (RNWE) [14,15]. Meanwhile, the equations of a MOSFET in HSpice are evolved from Level 1 (Shichman-Hodges model) to BSIM3 Level 49 [16][17][18].…”
Section: Introductionmentioning
confidence: 99%
“…With the MOSFET scaling going on, the transistor size becomes smaller and smaller while the requirement on Ion/Ioff performance is increasingly high. Though the transistor performance is more relied on channel length and gate dielectric thickness, there are also many researches focused on the channel width impact [1][2][3]. As the technology developed into 28nm and beyond, the performance requirement is even higher for narrow device.…”
Section: Introductionmentioning
confidence: 99%