Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005.
DOI: 10.1109/essder.2005.1546689
|View full text |Cite
|
Sign up to set email alerts
|

The impact of channel engineering on the performance and reliability of LDMOS transistors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 12 publications
(3 citation statements)
references
References 7 publications
0
3
0
Order By: Relevance
“…This concept is similar to that of MOSFETs with a dual work-function gate 21) or a laterally modulation-doped channel. [22][23] In this paper, we further describe the fabrication processes of trigate poly-Si TFTs and explain their high-frequency behavior in detail by extracting the parasitic resistances and capacitances. First the device performances of trigate poly-Si TFTs with different source/drain (S/D) extension dimensions are presented to find out an optimal extension design guideline.…”
Section: Introductionmentioning
confidence: 99%
“…This concept is similar to that of MOSFETs with a dual work-function gate 21) or a laterally modulation-doped channel. [22][23] In this paper, we further describe the fabrication processes of trigate poly-Si TFTs and explain their high-frequency behavior in detail by extracting the parasitic resistances and capacitances. First the device performances of trigate poly-Si TFTs with different source/drain (S/D) extension dimensions are presented to find out an optimal extension design guideline.…”
Section: Introductionmentioning
confidence: 99%
“…For RF power circuit design, it is important to evaluate the hot-carrier stress effects on the high-frequency characteristics of power transistors to predict stress-induced circuit performance drifts. Although the hot-carrier reliability of LDMOS transistors has been investigated in many studies, there are only a few reports that address the hot-carrier stress effects on RF behaviors, [8][9][10] particularly on the degradation of S-parameters and the RF figures of merit, such as cutoff frequency ( f T ) and maximum oscillation frequency ( f max ). Previously, hot-carrier-induced f T or S-parameter degradations were shown only to verify the reliability improvement of a new device structure 8,9) or compare the measurement results of different aging test methods.…”
Section: Introductionmentioning
confidence: 99%
“…Although the hot-carrier reliability of LDMOS transistors has been investigated in many studies, there are only a few reports that address the hot-carrier stress effects on RF behaviors, [8][9][10] particularly on the degradation of S-parameters and the RF figures of merit, such as cutoff frequency ( f T ) and maximum oscillation frequency ( f max ). Previously, hot-carrier-induced f T or S-parameter degradations were shown only to verify the reliability improvement of a new device structure 8,9) or compare the measurement results of different aging test methods. 10) However, the mechanisms of high-frequency parameter degradations were not discussed in detail.…”
Section: Introductionmentioning
confidence: 99%