A new procedure is presented here for simulating large, planar, passive MMIC layouts with reduced computation time using a full-wave/integral-equation ba'ed solver. The methodology of this new approach entails characterizing the layout accurately ac the subcomponent or block level and accounting for parasitic couplings in a selective manner. Assessments on the accuracy and the computational efficiency of our new approach are presented.