2017
DOI: 10.1587/transele.e100.c.515
|View full text |Cite
|
Sign up to set email alerts
|

The Design Challenges of IoT: From System Technologies to Ultra-Low Power Circuits

Abstract: SUMMARYIn order to realize an Internet-of-Things (IoT) with tiny sensors integrated in our buildings, our clothing, and the public spaces, battery lifetime and battery size remain major challenges. Power reduction in IoT sensor nodes is determined by both sleep mode as well as active mode contributions. A power state machine, at the system level, is the key to achieve ultra-low average power consumption by alternating the system between active and sleep modes efficiently. While, power consumption in the active… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2018
2018
2021
2021

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 3 publications
0
1
0
Order By: Relevance
“…IoT applications put unprecedented challenges on cost and battery size for IoT sensor nodes [4], in which phase-locked-loop (PLL) synthesizers play a key role in terms of performance as well as power consumption. Within PLL synthesizers, the high-speed divider is a power-hungry block, which transforms a high-frequency input signal into a relatively low one for the following stages.…”
Section: Introductionmentioning
confidence: 99%
“…IoT applications put unprecedented challenges on cost and battery size for IoT sensor nodes [4], in which phase-locked-loop (PLL) synthesizers play a key role in terms of performance as well as power consumption. Within PLL synthesizers, the high-speed divider is a power-hungry block, which transforms a high-frequency input signal into a relatively low one for the following stages.…”
Section: Introductionmentioning
confidence: 99%