Proceedings of the 20th Annual International Symposium on Computer Architecture
DOI: 10.1109/isca.1993.698562
|View full text |Cite
|
Sign up to set email alerts
|

The Cedar System And An Initial Performance Study

Abstract: In this paper, we give an overview of the Cedar mutliprocessor and present recent performance results. These include the performance of some computational kernels and the Perfect Benchmarks@ . We also present a methodology f o r judging parallel system performance and apply this methodology to Cedar, Cray YMP-8, and Thinking Machines CM-5.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
16
0

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 26 publications
(16 citation statements)
references
References 7 publications
0
16
0
Order By: Relevance
“…The Illinois studies are traditional [8,15]; they extend Kap, an automatic parallelizer, and then use it to parallelize the Perfect Benchmarks, dusty deck programs. Their target architecture is Cedar, a shared-memory parallel machine with cluster memory and vector processors.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…The Illinois studies are traditional [8,15]; they extend Kap, an automatic parallelizer, and then use it to parallelize the Perfect Benchmarks, dusty deck programs. Their target architecture is Cedar, a shared-memory parallel machine with cluster memory and vector processors.…”
Section: Related Workmentioning
confidence: 99%
“…We believe that just as vectorization was not successful for dusty deck programs, that when programmers have never considered medium to large grain parallelism, automatic parallelization is doomed to failure. Indeed, finding medium to large grain parallelism is more difficult than single statement parallelism and compilers have had few successes on dusty deck programs [8,15,20,21].…”
Section: Introductionmentioning
confidence: 99%
“…However, the experience with parallel applications has shown that reorganizing a parallel program to exploit just two levels of architectural hierarchy is a nontrivial problem (see, for example, experiences from the Cedar project [10,11,18]). Software technology probably will limit the level of system hierarchy to a very small number, most likely at two levels, in the foreseeable future.…”
Section: Introductionmentioning
confidence: 99%
“…The most related architectural work that we are aware of is the work of Larus et al [20], Zhang et al [28], and the work on advanced synchronization mechanisms [3,9,10,16,17,18,23,24,25,29].…”
Section: Related Workmentioning
confidence: 99%
“…Such work includes the Full/Empty bit of the HEP multiprocessor [25], the atomic Fetch&Add primitive of the NYU Ultracomputer [10], the Fetch&Op synchronization primitives of the IBM RP3 [3,23], support for combining trees [16,24], the memory-based synchronization primitives in Cedar [17,18,29], and the set of synchronization primitives proposed by Goodman et al [9].…”
Section: Related Workmentioning
confidence: 99%