Robots are used in various real-time applications. The speed constraint in robotic system applications requires a real-time interface operation; this is a recent target in robotic research. The cost and size of a robotic system is often determined by hardware-based solutions. The coordinate Rotation Digital Computer (CORDIC) technique allows for an efficient execution of functions, such as inverse tangents and vector rotations, in the hardware. The CORDIC algorithm is very well suited for VLSI implementation due to the simplicity of the involved operations. This study proposed a full-adder based bit parallel iterative CORDIC circuit to improve the performance of robots' processor. The proposed full-adder and CORDIC circuit are designed and their layouts are generated by VLSI CAD tool. The parametric analysis is done using by BSIM4 analyzer. The output parameters such as propagation delay, area and power dissipation are calculated from simulated results of CORDIC cell. The proposed adder based CORDIC circuit designed for low energy, improved speed, low EPI and high throughput. The simulated result of proposed adder based CORDIC circuit is compared with other published CORDIC circuits. From the analysis of these simulated results, it was found that proposed adder based CORDIC circuit gives better performance in terms of power, propagation delay, speed, EPI and throughput than other published results. The results are extended to analysis of temperature coefficient, thermal conductivity and thermal flux for CORDIC cells' chip. The proposed circuit gives better tolerance of temperature and less leakage current than other adder based CORDIC cell.