2011
DOI: 10.1109/tc.2010.230
|View full text |Cite
|
Sign up to set email alerts
|

Test Sets for Robust Path Delay Fault Testing on Two-Rail Logic Circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2012
2012
2014
2014

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 19 publications
0
1
0
Order By: Relevance
“…From this reason, a path through the fault should be sensitized for testing the transition delay fault. In path delay fault testing, a signal is an on-input of path p if it is on path p. If a gate g is on path p and an input line of the gate g is not on p, the line is called an off-input of p [1], [17]. A logic value is the controlling value to a gate if it determines the output value of the gate regardless of the values on the other inputs to the gate.…”
Section: Transition Fault and Path Delay Faultmentioning
confidence: 99%
“…From this reason, a path through the fault should be sensitized for testing the transition delay fault. In path delay fault testing, a signal is an on-input of path p if it is on path p. If a gate g is on path p and an input line of the gate g is not on p, the line is called an off-input of p [1], [17]. A logic value is the controlling value to a gate if it determines the output value of the gate regardless of the values on the other inputs to the gate.…”
Section: Transition Fault and Path Delay Faultmentioning
confidence: 99%