Test scheduling of System-on-Chip using Dragonfly and Ant Lion optimization algorithms

Abstract

Test scheduling of System-on-Chip (SoC) is a major problem solved by various optimization techniques to minimize the cost and testing time. In this paper, we propose the application of Dragonfly and Ant Lion Optimization algorithms to minimize the test cost and test time of SoC. The swarm behavior of dragonfly and hunting behavior of Ant Lion optimization methods are used to optimize the scheduling time in the benchmark circuits. The proposed algorithms are tested on p22810 and d695 ITC’02 SoC benchmark circuits. The results of the proposed algorithms are compared with other algorithms like Ant Colony Optimization, Modified Ant Colony Optimization, Artificial Bee Colony, Modified Artificial Bee Colony, Firefly, Modified Firefly, and BAT algorithms to highlight the benefits of test time minimization. It is observed that the test time obtained for Dragonfly and Ant Lion optimization algorithms is 0.013188 Sec for D695, 0.013515 Sec for P22810, and 0.013432 Sec for D695, 0.013711 Sec for P22810 respectively with TAM Width of 64, which is less as compared to the other well-known optimization algorithms.

[Retracted] Effects of Novel Material Field Effect Transistor for Heterogeneous Energy and Traffic‐Aware Secure Applications

“…In [18][19][20], the swarm intelligence maximum coverage of the node has been discussed and compared with designed p-type junctionless nanowire FET without doping injunctions. In [21][22][23][24][25][26], sensed heterogeneous data processing is carried out for different applications such as agriculture, weather information, and health monitoring for both live information and stored information. In [27][28][29][30][31][32], results have represented the feasibility that the sensor could be used to distinguish the different harnesses of the materials.…”

An Alternative Athlete Monitoring System Using Cost-Effective Inertial Sensing Instrumentation

“…Therefore, the IMU can accurately and simultaneously measure the variations of the leg angle, stride frequency, number of strides, and linear velocity when walking and running. Additionally, for more advanced research direction in the future, our measurement scheme is necessary to improve the real-time data citation by considering the artificial intelligence (AI) implementation [ 36 – 38 ], to optimize the apparatus size; thus it can be more convenient when mounted on the body, and to apply faster wireless communication with remote monitoring.…”

Encoding Test Pattern of System-on-Chip (SOC) Using Annular Scan Chain

“…In order to prove the simplexity of decompression architecture, used the Design Compiler of Synopsys Company to synthesize and simulate, and calculated the area of the decompression architecture. e hardware area overhead of decompression architecture is 4684.32 μm 2 .…”

“…Microelectronic products that perform composite functions are integrated into a die due to the advancement in IC and semiconductor technology. e improved fabrication technology leads to billions of transistors on an IC with all functionality required for a system which is called system on chip, which continuously brings a series of new challenges to the test [1,2,3]. e significance of testing integrated circuits lies in finding out the problems existing in the design or manufacturing process of circuits as early as possible and finding out the defective or faulty chips.…”