2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC) 2016
DOI: 10.1109/aspdac.2016.7428102
|View full text |Cite
|
Sign up to set email alerts
|

Test and diagnosis pattern generation for dynamic bridging faults and transition delay faults

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…Defects exhibit a variety of behaviours that led to the development of different fault models such as delay fault models [1], transistor open models [2] and bridging fault models [3][4][5][6][7][8], as well as defectaware and cell-aware models [9][10][11][12][13]. Comprehensive test sets that target several of these fault models are generated in [14][15][16][17][18][19].…”
Section: Introductionmentioning
confidence: 99%
“…Defects exhibit a variety of behaviours that led to the development of different fault models such as delay fault models [1], transistor open models [2] and bridging fault models [3][4][5][6][7][8], as well as defectaware and cell-aware models [9][10][11][12][13]. Comprehensive test sets that target several of these fault models are generated in [14][15][16][17][18][19].…”
Section: Introductionmentioning
confidence: 99%