2009 IEEE Asian Solid-State Circuits Conference 2009
DOI: 10.1109/asscc.2009.5357149
|View full text |Cite
|
Sign up to set email alerts
|

Tera-scale performance image stream processor with SoC architecture for multimedia content analysis

Abstract: A 1.0 TOPS image stream processor, which deals with image processing tasks for multimedia content analysis, is implemented with 2.2mm 2 area in 90nm CMOS technology. Two sub processors, linear processor and order processor, are integrated to achieve tera-scale performance. In the proposed SoC architecture, the data are transferred between processors and the high bandwidth dual memory through the local media bus, which reduces the power consumption in the AHB data access. Based on the memory architecture, the m… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 8 publications
(8 reference statements)
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?