Technology mapping with crosstalk noise avoidance

Abstract

In today's VLSI designs, crosstalk effects causing chips to fail or suffer from low yields have become one of the very essential design issues. In this paper, we attempt to reduce crosstalk noise in logic and physical synthesis stage, which is usually done in post-layout stage. We propose a technology mapping method that can reduce the crosstalk noise while meeting delay constraints. The algorithm employing a dynamic programming framework in the matching phase determines the routing of fanin nets for all the matches to estimate the track utilization in probability. These routings are stored as virtual routing maps to compute the crosstalk noise during the covering phase, which will select the crosstalk-minimal solutions satisfying the delay constraints rather than the delayminimal ones. This problem is different from wire congestiondriven technology mapping and our experimental results are encouraging. We experiment on the benchmark circuits in 90nm process, the results show that, with 7% of area increase, our proposed approach is effective to improve the crosstalk by 28% on average, as compared to the conventional delay-and/or congestion-driven technology mapping. The overall result is better than the efforts done in post-layout stage, and has been validated by modern commercial EDA tools. In addition, this proposed approach can be applied in local technology remapping at post-placement/post-routing and ECO stages as well.978-1-4244-5767-0/10/$26.00 2010 IEEE 4C-1

Routing-free crosstalk prediction

“…Based on the estimated coupling capacitance and the routing routing topology, crosstalk noise is then computed using a simplied model, e.g., [22]. There have also been attemps to address crosstalk in even earlier design stages including technology mapping [10] and high-level synthesis [23]. Crosstalk avoidance is particularly investigated for bus design [9] where wire permutation is decided.…”