2004
DOI: 10.1145/1028176.1006723
|View full text |Cite
|
Sign up to set email alerts
|

Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor

Abstract: Transient faults due to neutron

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
97
0

Year Published

2008
2008
2017
2017

Publication Types

Select...
5
3
2

Relationship

0
10

Authors

Journals

citations
Cited by 154 publications
(97 citation statements)
references
References 29 publications
0
97
0
Order By: Relevance
“…Moreover, a single bit flip in parity protected processor structures such as register files could also lead to a DUE. DUEs typically result in the crash (fail-stop) of applications since it is not possible for the faulted processor/hardware to recover [21]. The third class of errors consists of Silent Data Corruptions (SDCs).…”
Section: Error Classification and Failure Modelmentioning
confidence: 99%
“…Moreover, a single bit flip in parity protected processor structures such as register files could also lead to a DUE. DUEs typically result in the crash (fail-stop) of applications since it is not possible for the faulted processor/hardware to recover [21]. The third class of errors consists of Silent Data Corruptions (SDCs).…”
Section: Error Classification and Failure Modelmentioning
confidence: 99%
“…Moreover, a single bit flip in parity protected processor structures such as register files could also lead to a DUE. DUEs typically result in the crash of applications since it is not possible for the faulted processor/hardware to recover [42]. The third class of errors consists of Silent Data Corruptions (SDCs).…”
Section: A Error Classification and Failure Modelmentioning
confidence: 99%
“…First, Weaver et al [20] proposed the π bit to address false detected errors. Every instruction and register entry is associated with a single π bit.…”
Section: Related Workmentioning
confidence: 99%