“…For DVS processors, a higher supply voltage, generally, leads to not only a higher execution speed/frequency but also higher power consumption. As a result, DVS scheduling algorithms, e.g., Yao et al (1995), Zhang et al (2002), Aydin et al (2001), tend to execute events as slowly as possible, without any violation of timing constraints. On the other hand, dynamic power management (DPM) with clock gating or voltage gating can be applied to change the device power mode, e.g., to a sleep mode, to consume less (static/leakage) power.…”