2019 IEEE 26th Symposium on Computer Arithmetic (ARITH) 2019
DOI: 10.1109/arith.2019.00037
|View full text |Cite
|
Sign up to set email alerts
|

Table-Based versus Shift-And-Add Constant Multipliers for FPGAs

Abstract: The multiplication by a constant is a frequently used operation. To implement it on Field Programmable Gate Arrays (FPGAs), the state of the art offers two completely different methods: one relying on bit shifts and additions/subtractions, and another one using look-up tables and additions. So far, it was unclear which method performs best for a given constant and input/output data types. The main contribution of this work is a thorough comparison of both methods in the main application contexts of constant mu… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
23
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
3
3
1

Relationship

2
5

Authors

Journals

citations
Cited by 17 publications
(24 citation statements)
references
References 24 publications
1
23
0
Order By: Relevance
“…Finally, table-based methods have been also used to implement multiplication by constants [9], [10], [11] which are themselves used in elementary function implementations [22,Fig. 2] [23,Fig.…”
Section: A Review Of Applicationsmentioning
confidence: 99%
See 1 more Smart Citation
“…Finally, table-based methods have been also used to implement multiplication by constants [9], [10], [11] which are themselves used in elementary function implementations [22,Fig. 2] [23,Fig.…”
Section: A Review Of Applicationsmentioning
confidence: 99%
“…Again the tables there are perfectly suited to LDTC. However, it is less obvious here that this potential can be exploited, as the tables are already finely tailored to the LUT-based logic of the FPGAs [10], [11].…”
Section: A Review Of Applicationsmentioning
confidence: 99%
“…The first is the arithmetic to be used internally, in particular for constant multiplication. Two families of methods exist [5], one based on shift-and-add [6]- [9], the other one on precomputed tables [10], [11]. Each method offers the possibility of sharing intermediate results in multiple constant multiplication to improve area, performance, or power.…”
Section: Hardware Filter Design As An Optimization Problemmentioning
confidence: 99%
“…Multiplication by a constant was mentioned in Section 1. We just refer to the rich existing literature on the subject [4,8,11,14,23,30,41,[47][48][49]. These are mostly academic works, but back-end tools already embed some of it, so this optimization could be the first to be implemented.…”
Section: Integer Multiplication By a Constantmentioning
confidence: 99%
“…Consider, for example, the integer multiplication by a constant. Optimization of hardware constant multiplication has been the subject of much research [4,14,23,30,41,47], some of which is specific to FPGAs [8,11,48,49]. Some of the early HLS tools could exploit this literature and generate an optimized architecture.…”
Section: Introductionmentioning
confidence: 99%