System-Level Synthesis for Wireless Sensor Node Controllers

Pasha, Muhammad Adeel; Derrien, Steven; Sentieys, Olivier

doi:10.1145/2071356.2071358

Cited by 8 publications

(4 citation statements)

References 24 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Handwritten hardware parser. Developing dedicated hardware [Pasha et al 2012] should be the most efficient solution to achieve high processing performance for embedded systems. Dedicated hardware coprocessors, for instance, are mainly used for Digital Signal Processing (DSP) applications such as video processing or digital communications that are computation intensive.…”

Section: Related Workmentioning

confidence: 99%

A Flexible SoC and Its Methodology for Parser-Based Applications

Gal

Bromberg

Réveillère

et al. 2016

ACM Trans. Reconfigurable Technol. Syst.

View full text Add to dashboard Cite

International audienceEmbedded systems are being increasingly network interconnected. They require to interact with their environment through text-based protocol messages. Parsing such messages is control-dominated. The work presented in this article attempts to accelerate message parsers using a codesign-based approach. We propose a generic architecture associated to an automated design methodology that enables a SoC/SoPC system generation from high-level specifications of message protocols. Experimental results obtained on a Xilinx ML605 board show acceleration factors ranging from 4 to 11. Both static and dynamic reconfigurations of coprocessors are discussed then evaluated so as to reduce the system hardware complexity

show abstract

Section: Related Workmentioning

confidence: 99%

A Flexible SoC and Its Methodology for Parser-Based Applications

Gal

Bromberg

Réveillère

et al. 2016

ACM Trans. Reconfigurable Technol. Syst.

View full text Add to dashboard Cite

show abstract

“…A DSL, as opposed to the general-purpose languages (GPLs), is a computer programming language of limited expressiveness focused on a particular domain [21,22]. In [21], they are declined into two variants, namely the internal DSL and the external DSL.…”

Section: Model-driven Engineering For Fpga-sdrmentioning

confidence: 99%

A frame-based domain-specific language for rapid prototyping of FPGA-based software-defined radios

Ouedraogo

Gautier

Sentieys

2014

EURASIP J. Adv. Signal Process.

Self Cite

View full text Add to dashboard Cite

The field-programmable gate array (FPGA) technology is expected to play a key role in the development of software-defined radio (SDR) platforms. As this technology evolves, low-level designing methods for prototyping FPGA-based applications did not change throughout the decades. In the outstanding context of SDR, it is important to rapidly implement new waveforms to fulfill such a stringent flexibility paradigm. At the current time, different proposals have defined, through software-based approaches, some efficient methods to prototype SDR waveforms in a processor-based running environment. This paper describes a novel design flow for FPGA-based SDR applications. This flow relies upon high-level synthesis (HLS) principles and leverages the nascent HLS tools. Its entry point is a domain-specific language (DSL) which handles the complexity of programming an FPGA and integrates some SDR features so as to enable automatic waveform control generation from a data frame model. Two waveforms (IEEE 802.15.4 and IEEE 802.11a) have been designed and explored via this new methodology, and the results are highlighted in this paper.

show abstract

“…For each state in s, all possible actions are applied, generating the configurations that differ from s0 by one parameter (lines [13][14][15][16][17][18][19][20][21][22][23][24][25][26]. For all the generated configurations (obtained by applying a in si), s k metrics are partitioned, D and T P (si, a, s k ) are updated.…”

Section: Markov Decision Processmentioning

confidence: 99%

“…A WSN is composed by several nodes that communicate through a wireless channel: these nodes are typically battery-powered, and equipped with low-performance processors and small memories in order to reduce the power requirements. A common WSN node comprises five main components [19]: a processing element (microcontroller, processor, etc. ), memory elements (RAM, SD, Flash, etc.…”

Section: Introductionmentioning

confidence: 99%

Knowledge-based design space exploration of wireless sensor networks

Grassi

Beretta

Rana

et al. 2012

Proceedings of the Eighth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis

View full text Add to dashboard Cite

The complexity of Wireless Sensor Networks (WSNs) has been constantly increasing over the last decade, and the necessity of efficient CAD tools has been growing accordingly. In fact, the size of the design space of a WSN has become large, and an exploration conducted by using semi-random algorithms (such as the popular genetic or simulated annealing algorithms) requires an unacceptable amount of time to converge due to the high number of parameters involved. To address this issue, in this paper we introduce a knowledgebased design space exploration algorithm for the WSN domain, which is based on a discrete-space Markov decision process (MDP). In order to enhance the performance of the proposed algorithm and to increase its scalability, we tailor the classical MDP approach to the specific aspects that characterize the WSN domain. We exploit domain-specific knowledge to choose the best node-level configuration in WSNs using slotted star topology in order to reduce the exploration time. The proposed approach has been tested on IEEE 802.15.4 star networks with various configurations of the number of nodes and their packet rates. Experimental results show that the proposed algorithm reduces the number of simulations required to converge, with respect to state-of-the-art algorithms (e.g., NSGA-II, PMA and MOSA), from 60 to 87%.

show abstract

System-Level Synthesis for Wireless Sensor Node Controllers

Cited by 8 publications

References 24 publications

A Flexible SoC and Its Methodology for Parser-Based Applications

A Flexible SoC and Its Methodology for Parser-Based Applications

A frame-based domain-specific language for rapid prototyping of FPGA-based software-defined radios

Knowledge-based design space exploration of wireless sensor networks

Contact Info

Product

Resources

About