2012 IEEE 12th International Conference on Computer and Information Technology 2012
DOI: 10.1109/cit.2012.46
|View full text |Cite
|
Sign up to set email alerts
|

System-Level Power Estimation with On-Chip Bus Performance Monitoring Units in PKU-DSPII SoC

Abstract: Runtime system-level power estimation is essential for dynamic power adaptation in integrated circuits. Indirect power estimation using a CPU performance monitoring unit (PMU) is widely used in modern microprocessors for its low cost. However, the existing CPU PMUs only monitor the activities of core and cache, resulting in accuracy limitation in power estimation for systems containing heterogeneous devices. In this paper, an onchip bus PMU (OCB PMU) is proposed for PKU-DSPII SOC to achieve accurate system-lev… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2016
2016

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…Dynamic power estimation techniques for FPGA designs can roughly be divided into two categories [7][8][9][10] . One category is based on low level simulation, which is employed by tools such as PowerPlay from Altera, XPower from Xilinx et al In order to estimate the dynamic power estimation based on low level simulation, simulation is performed to obtain the switching activity of the low level hardware components used in the FPGA design, such as the programming logic elements and the routing element.Using the low level simulation results, the dynamic power of the complete application is calculated.…”
Section: The Summary Of Dynamic Power Estimation Methodsmentioning
confidence: 99%
“…Dynamic power estimation techniques for FPGA designs can roughly be divided into two categories [7][8][9][10] . One category is based on low level simulation, which is employed by tools such as PowerPlay from Altera, XPower from Xilinx et al In order to estimate the dynamic power estimation based on low level simulation, simulation is performed to obtain the switching activity of the low level hardware components used in the FPGA design, such as the programming logic elements and the routing element.Using the low level simulation results, the dynamic power of the complete application is calculated.…”
Section: The Summary Of Dynamic Power Estimation Methodsmentioning
confidence: 99%