System-on-Chip: Next Generation Electronics 2006
DOI: 10.1049/pbcs018e_ch2
|View full text |Cite
|
Sign up to set email alerts
|

System-level performance analysis - the SymTA/S approach

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
131
0

Year Published

2011
2011
2017
2017

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 79 publications
(131 citation statements)
references
References 0 publications
0
131
0
Order By: Relevance
“…Most of the work uses either RTC (Thiele et al 2000) or CPA (Henia et al 2005). RTC has been used for Ethernet analysis in e.g.…”
Section: Related Workmentioning
confidence: 99%
See 3 more Smart Citations
“…Most of the work uses either RTC (Thiele et al 2000) or CPA (Henia et al 2005). RTC has been used for Ethernet analysis in e.g.…”
Section: Related Workmentioning
confidence: 99%
“…We, in contrast, model multiplexing as operations on event models (Henia et al 2005), which can later be used seamlessly by a formal performance analysis, considering more complex triggering strategies [including the aforementioned ones and new strategies specified by AUTOSAR (2015)] and their combination. This allows us to formally derive the worst-case timing behavior on the Ethernet and the gateways, which, as we will see, has a significant impact on end-to-end timing.…”
Section: Related Workmentioning
confidence: 99%
See 2 more Smart Citations
“…Some of them have been implemented in tools, called analyzers in the sequel, e.g. MAST [15], TIMES [5], Cheddar [26], SymTA/S [16], SchedMCore [8], pyCPA [12], etc.…”
Section: Introductionmentioning
confidence: 99%