Synthesis of reversible PLA using products sharing

Tara, Nazma; Babu, Hafiz Md. Hasan

doi:10.1007/s10825-015-0762-5

Cited by 7 publications

(3 citation statements)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The key feature of reversible logic gates is the establishment of a one-to-one mapping between inputs and outputs, enabling the retrieval of outputs from inputs and vice versa (Bennett, 1973). Several reversible gates exist, including the reversible NOT gate (Misra et al, 2017), Feynman gate (FG) (Feynman, 1985), Peres gate (PG) (Peres, 1985), double Peres gate (DPG) (Tara & Babu, 2016), Fredkin gate, Toffoli gate (Fredkin & Toffoli, 1982), controlled V gate and controlled V+ gate (Maity, 2022), and more. In the "controlled-V gate, when input A is '0', the output Q is equal to B. Conversely, if A equals '1', the output Q becomes V(B), where, V is defined as the unitary operation V = i+1 2 ( 1 −i −i 1 ) is applied to the input B. V+ is the Hermitian of V".…”

Section: Basic Conceptsmentioning

confidence: 99%

A New Approach to Design of Cost-Efficient Reversible Quantum Dual-Full Adder and Subtractor

Maity,

Chatterjee,

Biswas

et al. 2024

Int. j. math. eng. manag. sci.

View full text Add to dashboard Cite

This paper proposed the design and development of reversible cost-efficient innovative quantum dual-full adder and subtractor or QD-FAS circuit using quantum gate. The proposed circuit can be used as full adder and full subtractor simultaneously, which is designed using double Peres gate or DPG and Feynman gate or FG. The quantum cost, garbage output and constant input of the QD-FAS is 8, 1 and 1. Which is better w.r.t previously reported work. The QD-FAS circuit, as proposed, includes shared sum and difference terminals, as well as a carry-out and a borrow output terminal. Notably, this innovation showcases a remarkable 27.27% reduction in quantum cost. The improvement in garbage output is even more striking, showing a 50% enhancement. When assessing the overall advancement in quantum cost, it falls within the range of 27.27% to 66.66%. To confirm the viability of this design, extensive testing is carried out using the IBM Qiskit simulator. This design holds significant importance in a variety of applications, including quantum computing, cryptography, and the realm of reversible Arithmetic Logic Units (ALU).

show abstract

Section: Basic Conceptsmentioning

confidence: 99%

A New Approach to Design of Cost-Efficient Reversible Quantum Dual-Full Adder and Subtractor

Maity,

Chatterjee,

Biswas

et al. 2024

Int. j. math. eng. manag. sci.

View full text Add to dashboard Cite

show abstract

“…Programmable Logic Array (PLA) is one of the main programmable circuits in the process of implementing combinational circuits. Tara and Babu [41] provided a synthesis for a reversible PLA based on products sharing. Misra et al [42] discussed the design of efficient reversible binary code converters and a dual-rail checker for emerging nanocircuits.…”

Section: Introductionmentioning

confidence: 99%

Novel reversible CLA, optimized RCA and parallel adder/subtractor circuits

Gharajeh

Haghparast

2020

Serb J Electr Eng

View full text Add to dashboard Cite

This paper proposes reversible circuit designs of the three most commonly used adders: carry look-ahead adder (CLA adder), ripple carry adder (RCA adder), and parallel adder/subtractor. The n-bit reversible CLA adder, called CLA-GH, is designed using the Peres and Fredkin gates. The n-bit optimized reversible RCA adder, called ORCA-GH, is designed using the reversible circuit of a parity-preserving reversible full adder. Both circuits reduce the quantum cost. However, the ORCA-GH circuit also improves the number of constant inputs. Furthermore, the n-bit reversible parallel adder/subtractor, called PAS-GH, is designed using the Feynman, Peres, and Fredkin gates. It decreases the number of garbage outputs and quantum cost. The transistor realizations of the CLA-GH and PAS-GH circuits are provided accordingly. The evaluation results indicate that the proposed circuits surpass the existing works in all figures of merit.

show abstract

“…For example, for the arithmetic, error-correcting or telecommunication circuits, EXOR-based realizations can efficiently reduce the complexity. At the same time, research findings on EXOR logic can also be utilized for the study of reversible logic and quantum circuits [3,4] because EXOR-based optimization can effectively reduce the quantum cost, too. Hence, the problem of optimizing reversible and quantum Boolean logic may be tackled within the domain of Reed-Muller (RM) logic [5] .…”

Section: Introductionmentioning

confidence: 99%