IEEE/ACM International Conference on Computer-Aided Design
DOI: 10.1109/iccad.1994.629880
|View full text |Cite
|
Sign up to set email alerts
|

Synthesis Of Manufacturable Analog Circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
7
0

Publication Types

Select...
6
1
1

Relationship

5
3

Authors

Journals

citations
Cited by 11 publications
(7 citation statements)
references
References 23 publications
0
7
0
Order By: Relevance
“…We know from experience that we cannot ignore these issues, since a well-performing synthesis algorithm can push a final design very close to the edge of the feasible region where all constraints are met. Even modest changes in process or operating conditions can then render the circuit nonfunctional [43]. We have two broad classes of solutions: add first-order constraints to the synthesis task, mimicking the "conservative" design practices of skilled designers, or fold a numerical manufacturability optimization into the synthesis process itself [44].…”
Section: Resultsmentioning
confidence: 99%
“…We know from experience that we cannot ignore these issues, since a well-performing synthesis algorithm can push a final design very close to the edge of the feasible region where all constraints are met. Even modest changes in process or operating conditions can then render the circuit nonfunctional [43]. We have two broad classes of solutions: add first-order constraints to the synthesis task, mimicking the "conservative" design practices of skilled designers, or fold a numerical manufacturability optimization into the synthesis process itself [44].…”
Section: Resultsmentioning
confidence: 99%
“…Nevertheless, first attempts in this direction have already been presented. The ASTRX/OBLX tool has been extended with manufacturability considerations and uses a nonlinear infinite programming formulation to search for the worst case "corners" at which the evolving circuit should be evaluated for correct performance [103]. The approach has been successful in several test cases but does increase the required CPU time even further (roughly by -).…”
Section: Analog Circuit Synthesis and Optimizationmentioning
confidence: 99%
“…The challenge is also to incorporate yield and robustness optimization as an integrated part of circuit synthesis, instead of considering it as an separate step to be performed after a first nominal-only circuit sizing. First attempts in this direction have already been presented in Section III-C [103], [104], but the execution times still have to be reduced further.…”
Section: E Yield Estimation and Optimizationmentioning
confidence: 99%
“…By Symbolic Analysis, the characteristic approximation equation of the circuit is automatically generated and the solution is derived by simulated annealing such that the characteristic equation is satisfied. However, it has been reported that it takes 15 hours for the design of a differential amplifier made of five transistors, since some of the characteristic equations need to be stated by the designer [9]. Therefore, if the increasing size and complexity of the circuit are taken into consideration, a complete automatic design without using the know-how of the designer has not reached the practical stage.…”
Section: Introductionmentioning
confidence: 99%