Synchronous multi-signal acquisition for WBSNs using gold-code based joint-compressive sensing

Rahimi, Arya A.; Carreira, Leonardo Bosco; Sk, Gupta

doi:10.1109/biocas.2016.7833775

Cited by 1 publication

(1 citation statement)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In [19,20], reading several signals is needed to control simultaneously multiple independent power converters by a single DSP, where the processor is implemented on a FPGA. In biomedical applications, multi-channel acquisition are simultaneously needed [21], while in battery management systems, several signals are used at the same time for monitoring and protection purposes [22]. In such cases, external ADCs can be attached to the FPGA at the expense of additional cost.…”

Section: Introductionmentioning

confidence: 99%

Design and Implementation of Scalable and Parametrizable Analog-to-Digital Converter on FPGA

2022

View full text Add to dashboard Cite

The flexibility provided by FPGAs permits the implementation of several ADCs, each one configured with the required bit resolution and sampling frequency. The paper presents the design and implementation of scalable and parametrizable analog-to-digital converters (ADC), based on a successive approximation register (SAR), on FPGAs (field programmable gate arrays). Firstly, the work develops a systematic methodology for the implementation of a parametrizable SAR-based ADC from a set of building modules, such as the pulse-width modulator (PWM), external low-pass filter (LPF) and the analog comparator. The presented method allows choosing the LPF parameters for the required performance (resolution bits and sampling frequency) of a SAR-based ADC. Secondly, the paper also presents several optimizations on the PWM module to enhance the sampling frequency of implemented ADCs, and the method to choose the LPF parameters is adapted. The PWM and SAR logic are synthesizable and parametrizable, using a low number of resources, in order to be portable for low-cost FPGA families. The methodology and PWM optimizations are tested on a Zynq-7000 device from Xilinx; however, they can be adapted to any other FPGA.

show abstract