Our system is currently under heavy load due to increased usage. We're actively working on upgrades to improve performance. Thank you for your patience.
2020
DOI: 10.1007/s00339-020-03774-1
|View full text |Cite
|
Sign up to set email alerts
|

Surface cleaning process for plasma-etched SiC wafer

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
6
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
5

Relationship

2
3

Authors

Journals

citations
Cited by 6 publications
(6 citation statements)
references
References 27 publications
0
6
0
Order By: Relevance
“…However, this is very detrimental to the room temperature bonding process, since large roughness and particle containment could cause unbonded areas. So here, as shown in Figure 2 a, we used SiO 2 and Ni as the etching mask, according to our previous experiment method [ 28 ], which has optimized the roughness of the surface outside the cavity, that is, the bonding area, to less than 0.2 nm. First, a thickness of 100 nm SiO 2 and 500 nm Ni were deposited on a SiC wafer.…”
Section: Methodsmentioning
confidence: 99%
See 3 more Smart Citations
“…However, this is very detrimental to the room temperature bonding process, since large roughness and particle containment could cause unbonded areas. So here, as shown in Figure 2 a, we used SiO 2 and Ni as the etching mask, according to our previous experiment method [ 28 ], which has optimized the roughness of the surface outside the cavity, that is, the bonding area, to less than 0.2 nm. First, a thickness of 100 nm SiO 2 and 500 nm Ni were deposited on a SiC wafer.…”
Section: Methodsmentioning
confidence: 99%
“…Finally, SiO 2 and Ni were corroded by the wet method. Detailed mask removal steps and cleaning methods can be seen in our previous study [ 28 ]. After the cavity wafer was obtained, an Ar-FAB beam was utilized in a supervacuum to remove contamination and oxide layer adhered on the two SiC surfaces.…”
Section: Methodsmentioning
confidence: 99%
See 2 more Smart Citations
“…Moreover, the contamination and impurities left on SiC surface after the etching process seriously increase the surface roughness and affect the hermeticity performance of the cavity structure. Our team developed a method to provide excellent SiC surface preparation for a subsequent bonding process through ultrasonic cleaning and oxygen plasma bombardment [ 22 ]. The root-mean-square (RMS) surface roughness was confirmed as ~0.0962 nm by atomic force microscopy (AFM).…”
Section: Theory and Experimentsmentioning
confidence: 99%