2005
DOI: 10.1108/09540910510579212
|View full text |Cite
|
Sign up to set email alerts
|

Sub process challenges in ultra fine pitch stencil printing of type‐6 and type‐7 Pb‐free solder pastes for flip chip assembly applications

Abstract: PurposeThe study investigates the sub process behaviour in stencil printing of type‐6 and type‐7 particle size distribution (PSD) Pb‐free solder pastes to assess their printing limits.Design/methodology/approachTwo solder pastes were used in a design of experiments approach to find optimal printing parametersFindingsSolder paste printing has been achieved to ultimately produce 30 μm deposits at 60 μm pitch for full area array patterns using a type‐7 Pb‐free solder paste. For a type‐6 PSD solder paste, full are… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
10
0

Year Published

2009
2009
2019
2019

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 24 publications
(10 citation statements)
references
References 11 publications
0
10
0
Order By: Relevance
“…The ITR and PQS were both the LTB. So the ITR-S/N and PQS-S/N were calculated using equations (2) and (4). Tables 5 and 6 and Figures 7 and 8 show the main effects of S/N ratios on responses.…”
Section: Stencil Thicknessmentioning
confidence: 99%
See 1 more Smart Citation
“…The ITR and PQS were both the LTB. So the ITR-S/N and PQS-S/N were calculated using equations (2) and (4). Tables 5 and 6 and Figures 7 and 8 show the main effects of S/N ratios on responses.…”
Section: Stencil Thicknessmentioning
confidence: 99%
“…3 Studies have shown that the printability of the ink is also important. 4,5 However, many research results are not practical and can't play a guiding role in the actual printing production process. This is because these studies involve complex mathematical models which are difficult for the process practitioner and they need to use some special instruments, which are expensive.…”
mentioning
confidence: 99%
“…In 2003, a refined version of the DC electroformed stencil manufacturing process was described (Kay et al , 2003). This stencil was manufactured using the UV‐LIGA process alongside bipolar electroforming (Kay and Desmulliez, 2003; Jackson et al , 2005). The process can produce stencils with apertures having micron tolerance and smooth sidewalls, hence giving excellent paste release.…”
Section: Stencil Technologymentioning
confidence: 99%
“…Particle size distribution (PSD) for solder paste is separated into eight main types as shown Table I. Currently, types 7z and 8 solder pastes are primarily development materials used in producing fine pitch flip‐chip interconnects (Jackson et al , 2005; Manessis et al , 2006).…”
Section: Printing Materialsmentioning
confidence: 99%
“…Integrated circuit (IC) technologies are resulting in the required advances through size reductions following Moore's law (Jackson et al, 2005). Recently, the capacity-doubling period has become three years towards five, with the passing of the lithographic threshold of 10 nm being postponed to 2015 (Eloy and Depeyrot, 2006).…”
Section: Introductionmentioning
confidence: 99%