2019 IEEE 69th Electronic Components and Technology Conference (ECTC) 2019
DOI: 10.1109/ectc.2019.00103
|View full text |Cite
|
Sign up to set email alerts
|

Sub-10µm Pitch Hybrid Direct Bond Interconnect Development for Die-to-Die Hybridization

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
6
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
7
3

Relationship

0
10

Authors

Journals

citations
Cited by 12 publications
(6 citation statements)
references
References 13 publications
0
6
0
Order By: Relevance
“…From the literature, two types of process/integrations are brought out: 'via + pad' [17][18][19][20] vs "pad only." 12,13,21,22 Copper is always used at the bonding level, i.e., bonding pads, but the metal layers connected to the HB module can be of two types: Cu 13,[18][19][20][21] or Al. 12,17,22 What are the consequences in terms of reliability issues?…”
Section: Hybrid Bonding Module and Process/integrationmentioning
confidence: 99%
“…From the literature, two types of process/integrations are brought out: 'via + pad' [17][18][19][20] vs "pad only." 12,13,21,22 Copper is always used at the bonding level, i.e., bonding pads, but the metal layers connected to the HB module can be of two types: Cu 13,[18][19][20][21] or Al. 12,17,22 What are the consequences in terms of reliability issues?…”
Section: Hybrid Bonding Module and Process/integrationmentioning
confidence: 99%
“…In the past, with the miniaturization of solder joints, various reliability issues have arisen, such as side wetting and bridge failure [6,7]. To address these concerns, the hybrid bonding technique was proposed [8][9][10].…”
Section: Introductionmentioning
confidence: 99%
“…However, issues such as side wetting and bridge failure were encountered as the solder joints were scaled down [7,8]. These problems were overcome by hybrid bonding technology, which not only provides ultra-small joints and ultra-fine pitch, achieving a high number of inputs/outputs (I/Os) [9][10][11], but also has almost no thickness limitation [12,13]. This technology can significantly reduce the overall thickness in future 3D packaging, enabling the stacking of a large number of chips.…”
Section: Introductionmentioning
confidence: 99%