2019
DOI: 10.1149/09202.0013ecst
|View full text |Cite
|
Sign up to set email alerts
|

Study of Si Nanowire Surface Cleaning

Abstract: The Gate-All-Around (GAA) Field-Effect-Transistor (FET) is proposed as a promising candidate to replace Fin FET. In GAA architecture, Si Nanowires (NWs), which are fabricated by selective etching of SiGe from Si/SiGe multilayer fin structure, are used as channel. One of the concerns for fabricating GAA architecture is residual Ge, which is diffused SiGe from the Si/SiGe multilayer stack, in the Si NWs after their release. This Ge residue is a concern, since it could cause a degradation in device performance. T… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 6 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?