2018 IEEE International Electron Devices Meeting (IEDM) 2018
DOI: 10.1109/iedm.2018.8614700
|View full text |Cite
|
Sign up to set email alerts
|

STT-MRAM devices with low damping and moment optimized for LLC applications at Ox nodes

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2

Citation Types

1
13
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
5
1

Relationship

1
5

Authors

Journals

citations
Cited by 21 publications
(14 citation statements)
references
References 3 publications
1
13
0
Order By: Relevance
“…The change in resistance is consistent between R-H and R-V loops, and corresponds to a TMR of 150% with a low RA of 3.5 Ω·μm 2 . Note this is not the highest reported TMR for the ultrathin CFB free layer as we have recently reported TMR greater than 180% for a similar structure with a slightly higher RA 12 .
Figure 6Room temperature device switching characteristics. ( a ) Resistance versus applied magnetic field and ( b ) resistance versus DC voltage (1 ms pulses) curves from a nominal 30 nm device.
…”
Section: Resultsmentioning
confidence: 91%
See 3 more Smart Citations
“…The change in resistance is consistent between R-H and R-V loops, and corresponds to a TMR of 150% with a low RA of 3.5 Ω·μm 2 . Note this is not the highest reported TMR for the ultrathin CFB free layer as we have recently reported TMR greater than 180% for a similar structure with a slightly higher RA 12 .
Figure 6Room temperature device switching characteristics. ( a ) Resistance versus applied magnetic field and ( b ) resistance versus DC voltage (1 ms pulses) curves from a nominal 30 nm device.
…”
Section: Resultsmentioning
confidence: 91%
“…However, as Δ assumes a perfect patterning process in which the cylindrical MTJ pillars incur no damage, the estimated values represent the upper limit for Δ. A previously reported study finds Δ MS = 59 at 25 °C and the difference between the estimated Δ and experimental Δ is attributed to MTJ pillar damage incurred during fabrication 12 .
Figure 5Simulated thermal stability factor Δ for different device diameters under macrospin and domain wall reversal models.
…”
Section: Resultsmentioning
confidence: 94%
See 2 more Smart Citations
“…Experimentally, the most advanced STT-MTJ now can achieve 1 ns switching with a current density of 10-20 MA/cm 2 in sub-50nm perpendicular magnetic tunnel junctions (MTJs). [1,2] While the best SOT-MTJ at the research front now can already achieve 0.5 ns switching with a current density of 10-20 MA/cm 2 in sub-500nm in-plane MTJs. [3][4][5] When scaled-down, in-plane SOT-MTJ can potentially achieve sub-ns, and ~fJ write operation.…”
mentioning
confidence: 99%