Thermally induced interface degradation in (100) and (111) Si/SiO 2 analyzed by electron spin resonance An electron spin resonance study has been carried out on ͑100͒Si/SiO x /ZrO 2 and ͑100͒Si/Al 2 O 3 /ZrO 2 stacks with nm-thin dielectric layers grown by the atomic layer chemical vapor deposition method at 300°C. This reveals the Si dangling bond type centers P b0 , P b1 as prominent defects at the ͑100͒Si/dielectric interface in both types of structures. While reassuring for the Si/SiO x /ZrO 2 case, this P b0 , P b1 fingerprint, archetypal for the thermal ͑100͒Si/SiO 2 interface, indicates that the as-deposited ͑100͒Si/Al 2 O 3 interface is basically ͑100͒Si/SiO 2 -like. Yet, as exposed by the salient spectroscopic properties of the P b0 , P b1 defects, the interfaces are found to be in an enhanced ͑less relaxed͒ stress state, generally characteristic of low-temperature Si/SiO 2 fabrication. The thermal behavior has been addressed by subjecting the sample stacks to heat treatments in vacuum or O 2 ambient. Based on the P b0 , P b1 criterion, it is found that standard thermal Si/SiO 2 interface properties may be approached by appropriate annealing ͑у650°C͒ in vacuum in the case of Si/SiO x /ZrO 2 . Yet, O 2 ambient is required for Si/Al 2 O 3 , indicating that the initial interface is too abrupt to enable thermal interfacial rearrangement without growth of an additional SiO x interlayer. A minimal SiO x interlayer thickness ͑0.5 nm͒ appears requisite. Thus, Si/high-metal oxide structures may be endowed with device quality interfaces with sub-nm thin SiO x interlayer, which may support the applicability of high-metal oxides. Obviously, though, the ͑inherent͒ occurrence of an SiO x interlayer will impair the minimal equivalent SiO 2 thickness that may ultimately be realized with an envisioned high-material.