2010 IEEE International Symposium on Parallel &Amp; Distributed Processing, Workshops and PHD Forum (IPDPSW) 2010
DOI: 10.1109/ipdpsw.2010.5470717
|View full text |Cite
|
Sign up to set email alerts
|

Streaming, low-latency communication in on-line trading systems

Abstract: This paper presents and evaluates the performance of a prototype of an on-line OPRA data feed decoder. Our work demonstrates that, by using best-in-class commodity hardware, algorithmic innovations and careful design, it is possible to obtain the performance of custom-designed hardware solutions.Our prototype system integrates the latest Intel Nehalem processors and Myricom 10 Gigabit Ethernet technologies with an innovative algorithmic design based on the DotStar compilation tool. The resulting system can pro… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2011
2011
2019
2019

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 15 publications
(4 citation statements)
references
References 6 publications
0
4
0
Order By: Relevance
“…Pottathuparambil et al described an FPGA-based ITCH feed handler to handle a peak data rate of 420 Mbps with a deterministic latency of 2.7µs [13]. Subramoni et al presented a prototype of an on-line OPRA data feed decoder [14], achieving a latency of less than 4µs. Lockwood et al presented an FPGA IP library with networking, I/O, memory interfaces and financial protocol parsers [3].…”
Section: Latency Resultsmentioning
confidence: 99%
“…Pottathuparambil et al described an FPGA-based ITCH feed handler to handle a peak data rate of 420 Mbps with a deterministic latency of 2.7µs [13]. Subramoni et al presented a prototype of an on-line OPRA data feed decoder [14], achieving a latency of less than 4µs. Lockwood et al presented an FPGA IP library with networking, I/O, memory interfaces and financial protocol parsers [3].…”
Section: Latency Resultsmentioning
confidence: 99%
“…In addition to the algorithm optimization strategy, an important method for reducing system latency is to alleviate the latency generated by the operating system protocol stack. We can achieve this goal by using customized Network Interface Cards (NIC) embedded with specified software that bypass the OS kernel and network stack and improve the latency from 15-20 µs (Morris, Thomas, and Luk 2009) on a half round trip across the stack within an unoptimized system to 4 µs (Subramoni et al 2010). This method is also known as a standard software solution, and it dramatically lowers the latency by almost 90 percent.…”
Section: High-frequency Tradingmentioning
confidence: 99%
“…Pottathuparambil et al described an FPGA-based ITCH feed handler [8] to handle a peak data rate of 420 Mbps with a deterministic latency of 2.7µs. Subramoni et al presented a prototype of an online OPRA data feed decoder [9], achieving a latency of less than 4µs. Lockwood et al presented an FPGA IP library with networking, I/O, memory interfaces and financial protocol parsers [2].…”
Section: B Related Workmentioning
confidence: 99%