Streaming encryption for a secure wavelength and time domain hopped optical network

Chan, Herwin; Hodjat, A.; Shi, Jia; Wesel, Richard D.; Verbauwhede, Ingrid

doi:10.1109/itcc.2004.1286715

Cited by 2 publications

(3 citation statements)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In one application [1], the optical switches require cryptographically secure random numbers to generate the encrypted stream of data. For this purpose, the Advanced Encryption Standard algorithm [2] designed for over 30 Gbits/s throughput is required to generate the sequences of random numbers.…”

Section: Introductionmentioning

confidence: 99%

Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors

Hodjat

Verbauwhede²

2006

IEEE Trans. Comput.

Self Cite

155

View full text Add to dashboard Cite

Abstract-This paper explores the area-throughput trade-off for an ASIC implementation of the Advanced Encryption Standard (AES). Different pipelined implementations of the AES algorithm as well as the design decisions and the area optimizations that lead to a low area and high throughput AES encryption processor are presented. With loop unrolling and outer-round pipelining techniques, throughputs of 30 Gbits/s to 70 Gbits/s are achievable in a 0.18-m CMOS technology. Moreover, by pipelining the composite field implementation of the byte substitution phase of the AES algorithm (inner-round pipelining), the area consumption is reduced up to 35 percent. By designing an offline key scheduling unit for the AES processor the area cost is further reduced by 28 percent, which results in a total reduction of 48 percent while the same throughput is maintained. Therefore, the over 30 Gbits/s, fully pipelined AES processor operating in the counter mode of operation can be used for the encryption of data on optical links.

show abstract

Section: Introductionmentioning

confidence: 99%

Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors

Hodjat

Verbauwhede²

2006

IEEE Trans. Comput.

Self Cite

155

View full text Add to dashboard Cite

show abstract

“…In [60], a proposal for a coding scheme directed toward providing security at the physical The approach is based on using a switching matrix (16X16) in the active mode to achieve the permutation process, and could suffer scalability problems for higher size switching matrices. In addition, using encryption techniques via hardware implementation makes the system more rigid for future growth and changes since this will affect multiplexers, demultiplexers, and operation of switches.…”

Section: Literature Review For Other Protection Methods In Optical Nementioning

confidence: 99%

“…In addition, using encryption techniques via hardware implementation makes the system more rigid for future growth and changes since this will affect multiplexers, demultiplexers, and operation of switches. The proposed security scheme in [60] did not address different security levels that can coexist in the same network.…”

Section: Literature Review For Other Protection Methods In Optical Nementioning

confidence: 99%

Security enhancement in passive optical networks through wavelength hopping and sequences cycling technique

Shawbaki

View full text Add to dashboard Cite

The quality of this reproduction is dependent upon the quality of the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleed-through, substandard margins, and improper alignment can adversely affect reproduction. In the unlikely event that the author did not send a complete manuscript and there are missing pages, these will be noted. Also, if unauthorized copyright material had to be removed, a note will indicate the deletion.

show abstract

Streaming encryption for a secure wavelength and time domain hopped optical network

Abstract: Abstract

Cited by 2 publications

References 8 publications

Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors

Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors

Security enhancement in passive optical networks through wavelength hopping and sequences cycling technique

Contact Info

Product

Resources

About