Strategies for simulation, measurement and suppression of digital noise in mixed-signal circuits

Owens, Brian E.; Birrer, P.; Adluri, Sirisha; Shreeve, R.; Arunachalam, Sasi Kumar; Habal, Husni; Hsu, S.; Sharma, Ajit; Mayaram, K.; Fiez, T.S.

doi:10.1109/cicc.2003.1249418

Cited by 13 publications

(3 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The mixed-signal circuit is designed using UMC 0.13-µm digital CMOS design kits. The published values of the packaging parasitic components are used [7], and C INT represents the on-chip interconnection capacitance to the digital ground path. The resistances of the P+ contact to the substrate are numerically simulated using Maxwell 2D SV, a commercial 2D quasistatic R, L, and C extractor from Ansoft Corp. A commercial circuit-level simulator, Spectre from Cadence Design Systems, Inc., is used for simulating the performances of the mixed-signal circuit.…”

Section: Simulation Resultsmentioning

confidence: 99%

Inductive Switching Noise Suppression Technique for Mixed-Signal ICs Using Standard CMOS Digital Technology

Im¹,

Kim²

2016

Journal of information and communication convergence engineerin

View full text Add to dashboard Cite

An efficient inductive switching noise suppression technique for mixed-signal integrated circuits (ICs) using standard CMOS digital technology is proposed. The proposed design technique uses a parallel RC circuit, which provides a damping path for the switching noise. The proposed design technique is used for designing a mixed-signal circuit composed of a ring oscillator, a digital output buffer, and an analog noise sensor node for 0.13-µm CMOS digital IC technology. Simulation results show a 47% reduction in the on-chip inductive switching noise coupling from the noisy digital to the analog blocks in the same substrate without an additional propagation delay. The increased power consumption due to the damping resistor is only 67% of that of the conventional source damping technique. This design can be widely used for any kind of analog and high frequency digital mixed-signal circuits in CMOS technology.

show abstract

Section: Simulation Resultsmentioning

confidence: 99%

Inductive Switching Noise Suppression Technique for Mixed-Signal ICs Using Standard CMOS Digital Technology

Im¹,

Kim²

2016

Journal of information and communication convergence engineerin

View full text Add to dashboard Cite

show abstract

“…This chip is packaged in a 132-pin pin grid array package (PGA132M). A sense amplifier [4], [22] is located next to the DSP to measure the injected noise. All measurements were taken using a Tektronix TDS7404 4-GHz 20-GS/s oscilloscope with a pair of Cascade Microtech SG150 microprobes.…”

Section: Validation With Measurement Resultsmentioning

confidence: 99%

Schematic-Driven Substrate Noise Coupling Analysis in Mixed-Signal IC Designs

Birrer

Arunachalam

Held

et al. 2006

IEEE Trans. Circuits Syst. I

View full text Add to dashboard Cite

This paper presents an approach to reduce substrate cross-talk noise between noisy and sensitive circuitry in mixed-signal integrated circuits at different stages of design and layout development. Silencer! a new, fully automated, schematic-driven substrate noise coupling analysis tool is introduced to accomplish this task. The tool seamlessly enables substrate noise coupling analysis in a standard mixed-signal design flow. Two different methods, fast scalable macro-models and a boundary element solver are integrated into Silencer!. These methods allow extractions of a substrate network from geometric layout information. Simulation results obtained with Silencer! are accurate to within 10% of measured integrated circuits.Index Terms-Coupling noise, integrated circuit noise, mixed-signal noise, noise analysis tool, noise minimization, pre-/post-layout analysis, substrate noise, substrate noise analysis, supply noise.

show abstract

“…Moreover, research has been done in efficient and accurate probing of substrate noise using sensing options [16]. It has been determined, which sources of substrate noise are the dominant ones, and how different packages, interconnects, and other parasitic elements influence substrate noise coupling.…”

Section: Summary Of Previous Workmentioning

confidence: 99%