2008 IEEE International Symposium on Information Theory 2008
DOI: 10.1109/isit.2008.4595215
|View full text |Cite
|
Sign up to set email alerts
|

Stochastic switching circuit synthesis

Abstract: Abstract-Shannon in his 1938Master's Thesis demonstrated that any Boolean function can be realized by a switching relay circuit, leading to the development of deterministic digital logic. Here, we replace each classical switch with a probabilistic switch (pswitch). We present algorithms for synthesizing circuits closed with a desired probability, including an algorithm that generates optimal size circuits for any binary fraction. We also introduce a new duality property for series-parallel stochastic switching… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

2
36
0
1

Year Published

2009
2009
2018
2018

Publication Types

Select...
4
1
1
1

Relationship

2
5

Authors

Journals

citations
Cited by 28 publications
(39 citation statements)
references
References 6 publications
2
36
0
1
Order By: Relevance
“…A similar problem to this is considered in [10]. These authors consider switching circuits instead of logic gates.…”
Section: Theoremmentioning
confidence: 98%
See 1 more Smart Citation
“…A similar problem to this is considered in [10]. These authors consider switching circuits instead of logic gates.…”
Section: Theoremmentioning
confidence: 98%
“…• Wilhelm and Bruck [10] proposed a general method for synthesizing switching circuits to achieve a desired probability. Their designs consist of relay switches that are open or closed with specified probabilities.…”
Section: Related Workmentioning
confidence: 99%
“…Wilhelm and Bruck proposed a scheme for synthesizing switching circuits that generate arbitrary binary probabilities [12]. By mapping every switch connected in series to an AND gate and every switch connected in parallel to an OR gate, we can easily derive a combinational circuit that generates an arbitrary binary probability.…”
Section: Algorithm 2 Reducedigit(ckt Z)mentioning
confidence: 99%
“…For the approximation error of the binary fraction for q to be below 1/10 n , the number of digits m of the binary fraction should be greater than n log 2 10. In [12], it is proved that the minimal number of probabilistic switches needed to generate a binary fraction of m digits is m. Assuming that we build an equivalent combinational circuit consisting of AND gates and inverters, we need m − 1 AND gates to implement the binary fraction. 2 Thus, the combinational logic realizing the binary approximation needs more than n log 2 10 ≈ 3.32n AND gates.…”
Section: Algorithm 2 Reducedigit(ckt Z)mentioning
confidence: 99%
See 1 more Smart Citation