2019
DOI: 10.1109/ted.2018.2877942
|View full text |Cite
|
Sign up to set email alerts
|

Statistical MOSFET Modeling Methodology for Cryogenic Conditions

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
5
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
8

Relationship

2
6

Authors

Journals

citations
Cited by 22 publications
(5 citation statements)
references
References 21 publications
0
5
0
Order By: Relevance
“…There is a need for a physics based, accurate, scalable, robust MOSFET BSIM compatible model for circuit simulation and technology assessment. Some of the recent publications [16][17][18][19][20] demonstrate similar modelling but the devices are on matured technology nodes (E.g., 180nm).…”
Section: Introductionmentioning
confidence: 86%
“…There is a need for a physics based, accurate, scalable, robust MOSFET BSIM compatible model for circuit simulation and technology assessment. Some of the recent publications [16][17][18][19][20] demonstrate similar modelling but the devices are on matured technology nodes (E.g., 180nm).…”
Section: Introductionmentioning
confidence: 86%
“…In order to achieve this task, the modeling methodology, shown in figure 1, has been adopted. This methodology is an improved version of the approach we proposed in [13], with the added capability of accurately estimating the sub-threshold characteristics of MOSFETs.…”
Section: Modeling Methodologymentioning
confidence: 99%
“…For this purpose, a MATLAB routine is implemented that can run Cadence Spectre simulations iteratively. In order for the algorithm to start operating, biasing conditions, channel geometry and I−V measurements of devices as well as the the environment temperature should be provided as input [13].…”
Section: Modeling Methodologymentioning
confidence: 99%
See 1 more Smart Citation
“…In order to experimentally characterize the cryogenic properties of low V TH nMOSFETs, a test chip has been fabricated that contains several types of transistors, including low V TH nMOSFETs (Fig. 1) [11]. Here, four pads are assigned to every transistor corresponding each to one terminal of the transistor.…”
Section: Test Chip For Experimental Characterization and Measurementioning
confidence: 99%