2000
DOI: 10.4028/www.scientific.net/msf.338-342.1243
|View full text |Cite
|
Sign up to set email alerts
|

Static and Dynamic Characteristics of 4H-SiC JFETs Designed for Different Blocking Categories

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
20
0

Year Published

2005
2005
2014
2014

Publication Types

Select...
5
4

Relationship

0
9

Authors

Journals

citations
Cited by 59 publications
(25 citation statements)
references
References 0 publications
0
20
0
Order By: Relevance
“…Through recent progress in growth and device processing technology of SiC, highvoltage 4H-SiC Schottky barrier diodes and vertical junction field-effect transistors have been developed [3,4]. To realize SiC power devices with a blocking voltage higher than several kilovolts for very high-voltage applications such as electric power transmission, bipolar devices possess great promise in terms of lower on-resistance owing to the effect of conductivity modulation [5,6].…”
mentioning
confidence: 99%
“…Through recent progress in growth and device processing technology of SiC, highvoltage 4H-SiC Schottky barrier diodes and vertical junction field-effect transistors have been developed [3,4]. To realize SiC power devices with a blocking voltage higher than several kilovolts for very high-voltage applications such as electric power transmission, bipolar devices possess great promise in terms of lower on-resistance owing to the effect of conductivity modulation [5,6].…”
mentioning
confidence: 99%
“…It is worth discussing whether the lateral-vertical concept followed by SiCED and Infineon [20] (channel region lateral and current flow through the drift region vertical) or a purely vertical solution (current flow through the channel and the drift region in the vertical direction as well) like the one proposed, for example by Semisouth, Hitachi or Denso is the more suited strategy [21]. Often, the purely vertical structures offer better on-resistances.…”
Section: Sic Switching Devicesmentioning
confidence: 97%
“…We see drawbacks mostly in challenges assuring fabricationrelated process windows, the existence of high Miller capacitances, difficulties to integrate a body diode, and limits in avalanche and short-circuit performance. Therefore, at the moment, we at SiCED prefer the lateral vertical concept as presented earlier [20]. On the way towards a commercial product, additional topics such as a further reduction of the on-resistance by optimizing the cell layout as well as the reduction of the output capacitance are being addressed.…”
Section: Sic Switching Devicesmentioning
confidence: 98%
“…Although a SiC bare die can withstand high temperatures because of its material characteristics, it cannot form part of a circuit by itself; it requires packaging that must be suitable for high temperatures. The SiC JFET supplied by SiCED is a research sample bare die, which is usually supplied as a cascode device with Si MOSFET [5,6]. It has a vertical channel structure, a 2.8 mm 2 surface area, and 2.5 A and 1200 V current and blocking voltage ratings.…”
Section: Sic Devices and Experimental Setupmentioning
confidence: 99%