Spatially Coupled Serially Concatenated Codes: Performance Evaluation and VLSI Design Tradeoffs

Mahdavi, Mojtaba; Weithoffer, Stefan; Herrmann, Matthias; Liu, Liang; Edfors, Ove; Wehn, Norbert; Lentmaier, Michael

doi:10.1109/tcsi.2022.3149718

Cited by 14 publications

(3 citation statements)

References 25 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The performance of SC-SCCCs can be further improved by coupling a fraction of inner parity sequences from the previous time instant [166]. In addition, hardware architectures of SC-SCCC decoders are recently investigated in [167] 4) Spatially Coupled BCCs (SC-BCCs)…”

Section: ) Spatially Coupled Scccs (Sc-scccs)mentioning

confidence: 99%

Channel Coding Toward 6G: Technical Overview and Outlook

Rowshan,

Qiu,

Xie

et al. 2024

IEEE Open J. Commun. Soc.

View full text Add to dashboard Cite

Channel coding plays a pivotal role in ensuring reliable communication over wireless channels. With the growing need for ultra-reliable communication in emerging wireless use cases, the significance of channel coding has amplified. Furthermore, minimizing decoding latency is crucial for critical-mission applications, while optimizing energy efficiency is paramount for mobile and the Internet of Things (IoT) communications. As the fifth generation (5G) of mobile communications is currently in operation and 5G-advanced is on the horizon, the objective of this paper is to assess prominent channel coding schemes in the context of recent advancements and the anticipated requirements for the sixth generation (6G). In this paper, after considering the potential impact of channel coding on key performance indicators (KPIs) of wireless networks, we review the evolution of mobile communication standards and the organizations involved in the standardization, from the first generation (1G) to the current 5G, highlighting the technologies integral to achieving targeted KPIs such as reliability, data rate, latency, energy efficiency, spectral efficiency, connection density, and traffic capacity. Following this, we delve into the anticipated requirements for potential use cases in 6G. The subsequent sections of the paper focus on a comprehensive review of three primary coding schemes utilized in past generations and their recent advancements: lowdensity parity-check (LDPC) codes, turbo codes (including convolutional codes), and polar codes (alongside Reed-Muller codes). Additionally, we examine alternative coding schemes like Fountain codes (also known as rate-less codes), sparse regression codes, among others. Our evaluation includes a comparative analysis of error correction performance and the performance of hardware implementation for these coding schemes, providing insights into their potential and suitability for the upcoming 6G era. Lastly, we will briefly explore considerations such as higher-order modulations and waveform design, examining their contributions to enhancing key performance indicators in conjunction with channel coding schemes.

show abstract

Section: ) Spatially Coupled Scccs (Sc-scccs)mentioning

confidence: 99%

Channel Coding Toward 6G: Technical Overview and Outlook

Rowshan,

Qiu,

Xie

et al. 2024

IEEE Open J. Commun. Soc.

View full text Add to dashboard Cite

show abstract

“…Error detection and correction are fundamental concepts in digital systems, especially in VLSI design where numerous components are densely integrated on a single chip [1]. The goal is to identify and rectify errors that may arise due to various factors, including electromagnetic interference, manufacturing defects, or radiation-induced faults [2].…”

Section: Introductionmentioning

confidence: 99%

A Review on VLSI Aspects of Error Detection and Correction on SOCs

Wamankar,

Raghuwanshi

2024

IJSREM

View full text Add to dashboard Cite

The implementation of error detection and correction codes on system on chip (SOC) is one of the key challenges in VLSI design owing to the fact that SOCs are often limited in terms of computation power and memory. Turbo codes is a category of error detection and correction codes which have moderate complexity but exhibit a steep descent in the error floor. The name is derived from the fact that two decoders try to simultaneously decode the encoded sequence of bits synonymous with the turbo engines. This paper presents a VLSI perspective and comprehensive review on need of error detection and correction. The emphasis has been laid on the error detection and correction employing the turbo encoding mechanism. The turbo encoding mechanism has been chosen as the baseline technique as it shows adherence to the Shannon’s limit while exhibiting a steep plummet in the error rate, in the error rate even at low SNR values. The important features of the turbo encoding-decoding process has been cited with explanations. A review of the various categories of turbo codes and similar approaches has been presented. Salient features of contemporary work have been cited. Keywords: Very Large Scale Integration (VLSI), Error Detection and Correction, Trustworthiness, Turbo Codes, Shannon’s Limit.

show abstract

“…American scholars have given a definition of equipment selection strategy in a distributed system. When the available resources in a region are analyzed and calculated and then allocated to a specific task (or activity) and corresponding resources need to be configured, priority will be given to the task or activity that requires the lowest cost and can achieve the maximum optimized operation efficiency, that is, the optimal scheduling scheme [4][5]. The domestic research on distributed system started late, and it was not until the 1990s that we began to explore it deeply.…”

Section: Introductionmentioning

confidence: 99%

Fault Tolerant Task Scheduling Algorithm for Distributed System Based on EDF

2022

DPS

View full text Add to dashboard Cite

With the continuous development of social economy, enterprises have higher and higher requirements for production efficiency and product quality. How to complete the task assignment under the basic constraints of ensuring production capacity and low cost is the main problem faced by the manufacturing manufacturing industry. This paper presents a fault-tolerant strategy for distributed systems. Firstly, the paper gives the research background and significance. Secondly, it introduces the layered scheduling model based on EDF and the distributed system with weight weighting designed by particle swarm optimization algorithm. The simulation scheme is tested and analyzed by MATLAB software to verify the results. Finally, it is concluded that the scheme can fully ensure the stability of the scheduling process in the actual working environment. The stall error rate is also guaranteed to be within the range of failure, so it can be widely used in various fields.

show abstract

Spatially Coupled Serially Concatenated Codes: Performance Evaluation and VLSI Design Tradeoffs

Cited by 14 publications

References 25 publications

Channel Coding Toward 6G: Technical Overview and Outlook

Channel Coding Toward 6G: Technical Overview and Outlook

A Review on VLSI Aspects of Error Detection and Correction on SOCs

Fault Tolerant Task Scheduling Algorithm for Distributed System Based on EDF

Contact Info

Product

Resources

About