2002
DOI: 10.1016/s0925-2312(01)00633-6
|View full text |Cite
|
Sign up to set email alerts
|

Simulation of spiking neural networks — architectures and implementations

Abstract: The fast simulation of large networks of spiking neurons is a major task for the examination of biology-inspired vision systems. Networks of this type label features by synchronization of spikes and there is strong demand to simulate these e ects in real world environments. As the calculations for one model neuron are complex, the digital simulation of large networks is not e cient using existing simulation systems. Consequently, it is necessary to develop special simulation techniques. This article introduces… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
14
0
2

Year Published

2003
2003
2018
2018

Publication Types

Select...
5
4

Relationship

0
9

Authors

Journals

citations
Cited by 32 publications
(16 citation statements)
references
References 23 publications
0
14
0
2
Order By: Relevance
“…4. This neuron model is a modified version of the Spike-Response-Model (SRM) (Gerstner and Kistler, 2002) widely used in the literature (Eckhorn et al, 1990;Schoenauer et al, 2002;Shaefer et al, 2002) to study, for example, temporal coding issues (Eckhorn et al, 2004).…”
Section: Neuron Modelsmentioning
confidence: 99%
“…4. This neuron model is a modified version of the Spike-Response-Model (SRM) (Gerstner and Kistler, 2002) widely used in the literature (Eckhorn et al, 1990;Schoenauer et al, 2002;Shaefer et al, 2002) to study, for example, temporal coding issues (Eckhorn et al, 2004).…”
Section: Neuron Modelsmentioning
confidence: 99%
“…2002 Schaefer, M., et al [12] Gave the concept of digital simulation system. That required improved modeling in which rising phase of action potential can be modified.…”
Section: Parametric Analogymentioning
confidence: 99%
“…reducing the neuron calculations and the synapse calculations) to reduce the time of simulation. Remarkably, they combine commercial hardware with dedicated communication hardware to overcome this bottleneck in parallel processing [131]. Takahashi et al develop a simple circuit of the hyper-chaos generator, and this circuit can be used for the development of large scale PCNN hardware [132].…”
Section: Hardware Implementationmentioning
confidence: 99%