Simplifying low-power SoC top-down design using the system-level abstraction and the increased automation

Macko, Dominik; Jelemenska, Katarina; Čičák, Pavel

doi:10.1016/j.vlsi.2018.06.001

Cited by 8 publications

(7 citation statements)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The abstract power-management specification in Sys-temC/PMS was introduced in [26]. It is based on the standard power concepts defined by the UPF (Unified Power Format) standard [28], which are introduced into a system-level model described in SystemC [29] in an easy-to-use way.…”

Section: Systemc/pms Specificationmentioning

confidence: 99%

“…The red dashed line marks the process in the design flow, targeted by the proposed automation method (the flow step 4b in the figure). Similarly to the ASIC-based flow [26], we expect the design process to start at the highly abstract ESL, as a crude model specification (step 1). The abstraction-refinement process (step 2) is then used to specify abstract power management directly into the functional model using SystemC/PMS (step 3).…”

Section: The Proposed Power-management Automationmentioning

confidence: 99%

“…In this work, we extend our previous results [1] into a new method, which enables to analyze the abstract ESL specification of the power-managed system described in Sys-temC/PMS [26] and automatically synthesizes Verilog model of the PMU that enables to scale the frequency of the system, as well as other required logic, such as synchronization elements between clock domains of the system. In comparison to [1], which proposed the method and provided early experimental verification of manual power-management techniques application to an FPGA-based design, this work is accompanied by the fully functional automation tool that has automatically synthesized the power management comparable to the previously used manual one (a golden model).…”

Section: Introductionmentioning

confidence: 96%

“…Although the ESL-based design methods definitely increase the productivity in programming FPGAs, they tend to omit the energy point in the high-level synthesis, focusing on the functional aspect of the design. There were some methods already developed for adoption of power management into ESL specification [23]- [26]. However, all existing methods are focused on automatically generating power intent at lower levels in a standard format, suitable only for the ASIC technology.…”

Section: Introductionmentioning

confidence: 99%

See 3 more Smart Citations

Automation of Dynamic Power Management in FPGA-Based Energy-Constrained Systems

2020

Self Cite

View full text Add to dashboard Cite

The era of the Internet of Things comes with a huge number of interconnected communicating devices, which are often rather limited on the energy supply (e.g. battery powered or energy harvesting). Therefore, the pressure on energy efficiency of their operation (influencing lifetime or amount of functions) is especially crucial. In spite of a growing number of IoT devices, there still are many applications that are very specific and their market is quite limited. This is where the FPGAs offer a good alternative to dedicated application-specific chips, which would be too costly for such a purpose. Therefore, we target the powermanagement automation that simplifies energy-efficient design for FPGA platforms. A designer is then able to specify just an abstract power management in the commonly used SystemC model and it is automatically transformed in the more-complex form acceptable by a specific FPGA device. The proposed simplification and automation shortens the time-to-market of energy-efficient IoT products and prevents possible humanerrors that could be otherwise introduced to the design. The alleviated verification and debugging spare even more time in the development process. The experiments have proved the benefits of the proposed automation method. INDEX TERMS Design automation, energy efficiency, FPGA design, Internet of Things, power management.

show abstract

Section: Systemc/pms Specificationmentioning

confidence: 99%

Section: The Proposed Power-management Automationmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 96%

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

Automation of Dynamic Power Management in FPGA-Based Energy-Constrained Systems

2020

Self Cite

View full text Add to dashboard Cite

show abstract

“…Smart electricity measurement connected with enabling technologies like WiFi, Ethernet, and LoRa, has the potential to solve many problems and challenges. Most recent challenging topics in Smart grid technologies include the effective prediction of the power consumption, unauthorised subscription detection or abnormal power consumption behaviour detection, sharing energy resources, and data protection …”

Section: Introductionmentioning

confidence: 99%

A non‐intrusive Smart metering system: Analytics and simulation of power consumption

Fecil'ak

Pekár

Ádám

et al. 2019

Concurrency and Computation

View full text Add to dashboard Cite

Summary This contribution deals with the design and experimental implementation of a Smart Metering Architecture which supports different transport technologies, ie, Ethernet, WiFi, and LoRa. Appropriate methods for measuring electrical quantities have been analysed, which resulted in a couple of prototypes. The contribution describes the design and implementation of two versions of measuring devices, which were used for the purpose of experimental implementation. The test results have shown that the latest version of the measuring device based on a Teridian on‐chip metering system is more precise in terms of measuring accuracy. The presented paper shares the results of the data analytics based on NIALM algorithm and power profile disaggregation in a test environment. Simulation tool, which helps us to predict the power consumption of the defined location based on realistic behaviour and in combination with realistic data from the developed Smart metering prototypes, has been also documented in this research paper.

show abstract

Simplified introduction of power intent into a register-transfer level model

Groma

Macko

2021

Des Autom Embed Syst

View full text Add to dashboard Cite

Simplifying low-power SoC top-down design using the system-level abstraction and the increased automation

Cited by 8 publications

References 6 publications

Automation of Dynamic Power Management in FPGA-Based Energy-Constrained Systems

Automation of Dynamic Power Management in FPGA-Based Energy-Constrained Systems

A non‐intrusive Smart metering system: Analytics and simulation of power consumption

Simplified introduction of power intent into a register-transfer level model

Contact Info

Product

Resources

About