2017 Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC) 2017
DOI: 10.1109/apsipa.2017.8282310
|View full text |Cite
|
Sign up to set email alerts
|

SIMD acceleration for HEVC encoding on DSP

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
6

Relationship

1
5

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 18 publications
0
3
0
Order By: Relevance
“…[124] proposed a DSP-based HEVC encoder, which focuses on simplifying mode decision process to decrease the complexity and uses SIMD and data-level parallelism to optimize SAD/SSE on single core DSP TMS320C6678. In our earlier research [125], we also used the powerful SIMD instructions to improve the parallel capacity of core time-consuming coding modules in HEVC. In [126], Sun introduced a Markov Chain model based data pre-fetching algorithm to speed up ME on multi-core DSPs through improving efficiency of data access.…”
Section: Dsp-based Implementationmentioning
confidence: 99%
“…[124] proposed a DSP-based HEVC encoder, which focuses on simplifying mode decision process to decrease the complexity and uses SIMD and data-level parallelism to optimize SAD/SSE on single core DSP TMS320C6678. In our earlier research [125], we also used the powerful SIMD instructions to improve the parallel capacity of core time-consuming coding modules in HEVC. In [126], Sun introduced a Markov Chain model based data pre-fetching algorithm to speed up ME on multi-core DSPs through improving efficiency of data access.…”
Section: Dsp-based Implementationmentioning
confidence: 99%
“…To reduce the encoding complexity, we can employ a hardware accelerator, a software-based optimization and parallel processing method, and a fast coding-based algorithm. [10][11][12][13][14][15] The fast coding-based algorithm, which is the main focus of this article, is an approach applicable without restriction to software and hardware design. It uses analytic conditions such as coded block flag (CBF), ratio of SKIP mode, rate distortion (RD) cost, and distribution of transform coefficients to enhance the encoding speed.…”
Section: Review Of Related Workmentioning
confidence: 99%
“…To reduce the encoding complexity, we can employ a hardware accelerator, a software-based optimization and parallel processing method, and a fast coding–based algorithm. 1015…”
Section: Review Of Related Workmentioning
confidence: 99%