Sign and magnitude successive approximation A/D for speech data systems

Abstract

This letter describes a serial output sign and magnitude successive approximation A/D converter. After deciding the sign bit at the first clock pulse the signal is applied in one polarity to an A/D which uses minimum hardware. Off the shelf TTL IC's have been used. Parallel output can be obtained with minor modifications.