1994
DOI: 10.1149/1.2054986
|View full text |Cite
|
Sign up to set email alerts
|

Shallow Boron‐Doped Layer Formation by Boron Diffusion from Poly‐Si Through Thin SiO2

Abstract: This paper discusses boron doping using metal oxide semiconductor structure (poly-Si/SiOs/Si). The thin SiQ layer acts as a stopper to poly-Si removal after doping. When boron implantation is used for po]y-Si doping, shallow borondoped layers suitable for base application can be formed by wet O2-ambient drive-in. When BF5 implantation is used, shallow boron-doped layers can be formed even by N2-ambient drive-in. The surface boron concentration of boron-doped layers increases with dose and saturates, since boro… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

1996
1996
2011
2011

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 6 publications
(6 reference statements)
0
1
0
Order By: Relevance
“…[1][2][3] The miniaturization concept of these components tends to reduce the length of the canal, the thickness of the gate insulator and to maintain a strong capacitive coupling between the gate and the transistor channel. [4][5][6][7] Fulfilling these objectives require not only to shrink the transistor dimensions, but also to introduce new materials and structures able to preserve the quality of the gate/oxide interface and to keep the deep diffusion of B impurities far from the oxide layer. Several solutions have been proposed in MOS structure such as replacing the Si oxide layer by high dielectric permittivity materials, [8][9][10] varying the elaboration method, the doping techniques and thermal annealing [11][12][13] or using multilayer gate transistors.…”
Section: Introductionmentioning
confidence: 99%
“…[1][2][3] The miniaturization concept of these components tends to reduce the length of the canal, the thickness of the gate insulator and to maintain a strong capacitive coupling between the gate and the transistor channel. [4][5][6][7] Fulfilling these objectives require not only to shrink the transistor dimensions, but also to introduce new materials and structures able to preserve the quality of the gate/oxide interface and to keep the deep diffusion of B impurities far from the oxide layer. Several solutions have been proposed in MOS structure such as replacing the Si oxide layer by high dielectric permittivity materials, [8][9][10] varying the elaboration method, the doping techniques and thermal annealing [11][12][13] or using multilayer gate transistors.…”
Section: Introductionmentioning
confidence: 99%