1991 Proceedings Eighth International IEEE VLSI Multilevel Interconnection Conference
DOI: 10.1109/vmic.1991.153031
|View full text |Cite
|
Sign up to set email alerts
|

Semi-empirical modelling of SiO/sub 2/ chemical-mechanical polishing planarization

Abstract: This paper describes process characterization techniques and key structural dependencies of chemical-mechanical polishing (CMP) planarization. Also presented are a closed-solution model for simple analysis and a differential model for more complex analysis of CMP planarization and its pattern and polishing pad dependencies. The modelling and characterization give insights into and quantify the effects of "down" area dimensions, "up" area patterning, and feature step heights. Differentially modelled results pre… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

1
6
0

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 15 publications
(7 citation statements)
references
References 1 publication
1
6
0
Order By: Relevance
“…As reported in the literature [3], [4], [14], [15], [24] and apparent from a visual inspection of the data (Figs. 4 and 5), the ILD thickness is quite sensitive to pattern density.…”
Section: A Pattern Density Modelingsupporting
confidence: 62%
See 1 more Smart Citation
“…As reported in the literature [3], [4], [14], [15], [24] and apparent from a visual inspection of the data (Figs. 4 and 5), the ILD thickness is quite sensitive to pattern density.…”
Section: A Pattern Density Modelingsupporting
confidence: 62%
“…SRAM or gate array cells are sometimes used [12], [13]. Burke [3] used a set of two test masks but does not describe their design or construction. With a few exceptions, these masks and accompanying analysis techniques are not discussed fully or at all, and appear primarily targeted at testing specific models rather than to aid in characterizing or generating models.…”
mentioning
confidence: 99%
“…Chemical mechanical planarization (CMP) has the capability to achieve adequate local and global planarization necessitated by stringent future submicrometer very large scale integration (VLSI) requirements. [1][2][3] CMP is now widely accepted for planarizing interlevel dielectrics 4,5 and forming inlaid metal patterns. [6][7][8] Figure 1 shows a schematic representation of the CMP process.…”
mentioning
confidence: 99%
“…An alternative model for the dependence of local step height reduction has been proposed by numerous workers, including Burke [6], and Tseng [7]. In this case, it is proposed that the rate of step height reduction is proportional to the remaining step height.…”
Section: Integrated Model: Effective Density and Step Heightmentioning
confidence: 99%