2017
DOI: 10.3390/s17091962
|View full text |Cite
|
Sign up to set email alerts
|

Review of CMOS Integrated Circuit Technologies for High-Speed Photo-Detection

Abstract: The bandwidth requirement of wireline communications has increased exponentially because of the ever-increasing demand for data centers and high-performance computing systems. However, it becomes difficult to satisfy the requirement with legacy electrical links which suffer from frequency-dependent losses due to skin effects, dielectric losses, channel reflections, and crosstalk, resulting in a severe bandwidth limitation. In order to overcome this challenge, it is necessary to introduce optical communication … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
11
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
6
1
1

Relationship

1
7

Authors

Journals

citations
Cited by 17 publications
(11 citation statements)
references
References 123 publications
0
11
0
Order By: Relevance
“…Each sub-λ neuron uses (I) a nanophotonic photodetector such as [77] with <1fF of capacitance, (II) operate in the "near-receiverless" regime discussed in [16], i.e., a minimal gain stage, if any, between the detector and modulator such as a single inverter amplifier (see Ref. [117], [120]), and (III) the filters and modulators are instantiated efficiently using more exotic enhancement techniques [121], [122]. We utilize devices that have been empirically prototyped, but not yet scaled in foundries.…”
Section: Neural Network Hardware Comparisonmentioning
confidence: 99%
“…Each sub-λ neuron uses (I) a nanophotonic photodetector such as [77] with <1fF of capacitance, (II) operate in the "near-receiverless" regime discussed in [16], i.e., a minimal gain stage, if any, between the detector and modulator such as a single inverter amplifier (see Ref. [117], [120]), and (III) the filters and modulators are instantiated efficiently using more exotic enhancement techniques [121], [122]. We utilize devices that have been empirically prototyped, but not yet scaled in foundries.…”
Section: Neural Network Hardware Comparisonmentioning
confidence: 99%
“…Then, the input-referred noise is obtained by dividing (1) with the trans-impedance gain R as: Nowadays, in order to take advantage of the CMOS inverter in modern process technology, there has been a lot of approaches to adopt CMOS inverter into analog circuits. This paper focuses on the applications of high-speed analog circuits, and introduces three examples of that, amplifier in optical communication receivers [6,[14][15][16][17][18][19][20][21][22][23][24][25][26][27][28][29][30], high-speed clock and data buffer [13,[31][32][33][34][35][36][37][38][39][40][41], and output driver for high-speed I/O transmitter [13,40,[42][43][44][45][46][47][48][49][50].…”
Section: Cmos Inverter As An Amplifiermentioning
confidence: 99%
“…The inverter-TIA still have a similar trade-off as the passive TIA; however, the input resistance of the resistive feedback inverter is R/(1 + A), where A is the gain of the inverter. That means that the trade-off is relaxed by the factor of A. Additionally, note that there is no other path that the photo-current can flow; the gain of this TIA equals R. Readers may consult [28] for a detailed history of TIA evolution.…”
Section: Cmos Inverter As An Amplifiermentioning
confidence: 99%
“…Channel reflection, crosstalk and bandwidth are primary limitations of high-speed electrical data transfer in these systems. Optical data transfer is sought because it is not affected by reflection and crosstalk from joule heating and power dissipation [11].…”
mentioning
confidence: 99%
“…16 Experimental and simulated drain characteristics of JFET (Vgs=0)………………………………………………………………..…………….…..79[11] …”
mentioning
confidence: 99%