2013
DOI: 10.1587/transele.e96.c.501
|View full text |Cite
|
Sign up to set email alerts
|

Resource-Aware Multi-Layer Floorplanning for Partially Reconfigurable FPGAs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2014
2014
2020
2020

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 21 publications
0
1
0
Order By: Relevance
“…3) Computation of Area Costs: Let Row 0 and Col 0 , respectively, be the number of rows and the number of columns of the CLB array available in the FPGA chip. The area cost AC is calculated using a method similar to that in [23]: (17) where E Col = max(Col − Col 0 , 0) and E Row = max(Row − Row 0 , 0) are respectively the excessive columns and rows required by the current solution, λ = Row 0 /Col 0 , and C 1 is a user-defined constant.…”
Section: Evaluation Of Insertion Points 1) Computation Of Tmentioning
confidence: 99%
“…3) Computation of Area Costs: Let Row 0 and Col 0 , respectively, be the number of rows and the number of columns of the CLB array available in the FPGA chip. The area cost AC is calculated using a method similar to that in [23]: (17) where E Col = max(Col − Col 0 , 0) and E Row = max(Row − Row 0 , 0) are respectively the excessive columns and rows required by the current solution, λ = Row 0 /Col 0 , and C 1 is a user-defined constant.…”
Section: Evaluation Of Insertion Points 1) Computation Of Tmentioning
confidence: 99%